Enabling efficient post-silicon debug by clustering of hardware-assertions

Bug-free first silicon is not guaranteed by the existing pre-silicon verification techniques. To have impeccable products, it is now required to identify any bug as soon as the first silicon becomes available. We consider the Assertion Based Verification techniques for the post-silicon debugging based on the insertion of hardware checkers in the debug infrastructure for complex systems on chip. This paper proposes a method to cluster hardware-assertion checkers using the graph partitioning approach. It turns out that having the clusters of hardware-assertions and controlling each cluster selectively during the debug mode and normal operation of the circuit makes integration of assertions inside the circuits easier, and causes lower energy consumption and efficient debug scheduling.

[1]  Bart Vermeulen,et al.  Integration of Hardware Assertions in Systems-on-Chip , 2008, 2008 IEEE International Test Conference.

[2]  C. Cote,et al.  Automated SystemC to VHDL translation in hardware/software codesign , 2002, 9th International Conference on Electronics, Circuits and Systems.

[3]  Zeljko Zilic,et al.  Generating Hardware Assertion Checkers: For Hardware Verification, Emulation, Post-Fabrication Debugging and On-Line Monitoring , 2008 .

[4]  Sandeep Kumar Goel,et al.  Design for debug: catching design errors in digital chips , 2002, IEEE Design & Test of Computers.

[5]  Nicola Nicolici,et al.  Distributed Embedded Logic Analysis for Post-Silicon Validation of SOCs , 2008, 2008 IEEE International Test Conference.

[6]  Ismet Bayraktaroglu,et al.  Microprocessor silicon debug based on failure propagation tracing , 2005, IEEE International Conference on Test, 2005..

[7]  Gérard Memmi,et al.  A reconfigurable design-for-debug infrastructure for SoCs , 2006, 2006 43rd ACM/IEEE Design Automation Conference.

[8]  Bart Vermeulen,et al.  Silicon debug: scan chains alone are not enough , 1999, International Test Conference 1999. Proceedings (IEEE Cat. No.99CH37034).

[9]  BouléMarc,et al.  Automata-based assertion-checker synthesis of PSL properties , 2008 .

[10]  Kevin Barraclough,et al.  I and i , 2001, BMJ : British Medical Journal.

[11]  Zeljko Zilic,et al.  Adding Debug Enhancements to Assertion Checkers for Hardware Emulation and Silicon Debug , 2006, 2006 International Conference on Computer Design.

[12]  Zeljko Zilic,et al.  Designing for High Speed-Performance in CPLDs and FPGAs , 1998 .

[13]  Katarzyna Radecka,et al.  Architectures of increased availability wireless sensor network nodes , 2004, 2004 International Conferce on Test.

[14]  Xiaowei Li,et al.  A New Post-Silicon Debug Approach Based on Suspect Window , 2009, 2009 27th IEEE VLSI Test Symposium.