Design of a memristor-based look-up table (LUT) for low-energy operation of FPGAs

Abstract This paper presents a scheme for designing a memristor-based look-up table (LUT) in which the memristors are connected in rows and columns. As the columns are isolated, the states of the unselected memristors in the proposed scheme are not affected by the WRITE/READ operations; therefore, the prevalent problems associated with nanocrossbars (such as the write half-select and the sneak path currents) are not encountered. Extensive simulation results of the proposed scheme are presented with respect to the WRITE and READ operations; its performance is compared with previous LUT schemes using memristors as well as SRAMs. It is shown that the proposed scheme is significantly better in terms of WRITE time and energy dissipation for both memory operations (i.e. WRITE and READ); moreover it is shown that the READ delay is nearly independent of the LUT dimension. Simulation using benchmark circuits for FPGA implementation show that the proposed LUT offers significant improvements also at this level.

[1]  Fabrizio Lombardi,et al.  A memristor-based LUT for FPGAs , 2014, The 9th IEEE International Conference on Nano/Micro Engineered and Molecular Systems (NEMS).

[2]  F. Lombardi,et al.  On the operational features and performance of a memristor-based cell for a LUT of an FPGA , 2013, 2013 13th IEEE International Conference on Nanotechnology (IEEE-NANO 2013).

[3]  Cong Xu,et al.  Design implications of memristor-based RRAM cross-point structures , 2011, 2011 Design, Automation & Test in Europe.

[4]  Fabrizio Lombardi,et al.  A novel design of a memristor-based look-up table (LUT) for FPGA , 2014, 2014 IEEE Asia Pacific Conference on Circuits and Systems (APCCAS).

[5]  L. Chua.  Memristor-The missing circuit element , 1971 .

[6]  Jiale Liang,et al.  Cross-Point Memory Array Without Cell Selectors—Device Characteristics and Data Storage Pattern Dependencies , 2010, IEEE Transactions on Electron Devices.

[7]  Peng Li,et al.  Dynamical Properties and Design Analysis for Nonvolatile Memristor Memories , 2011, IEEE Transactions on Circuits and Systems I: Regular Papers.

[8]  Jason Cong,et al.  mrFPGA: A novel FPGA architecture with memristor-based reconfiguration , 2011, 2011 IEEE/ACM International Symposium on Nanoscale Architectures.

[9]  Wei Wang,et al.  FPGA Based on Integration of CMOS and RRAM , 2011, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[10]  An Chen,et al.  Accessibility of nano-crossbar arrays of resistive switching devices , 2011, 2011 11th IEEE International Conference on Nanotechnology.

[11]  J. Yang,et al.  Memristive switching mechanism for metal/oxide/metal nanodevices. , 2008, Nature nanotechnology.

[12]  P. Mazumder,et al.  Self-Controlled Writing and Erasing in a Memristor Crossbar Memory , 2011, IEEE Transactions on Nanotechnology.

[13]  Ogun Turkyilmaz,et al.  RRAM-based FPGA for "Normally Off, Instantly On" applications , 2014, J. Parallel Distributed Comput..

[14]  Dalibor Biolek,et al.  SPICE Model of Memristor with Nonlinear Dopant Drift , 2009 .

[15]  A. Nunez,et al.  Analysis of subthreshold leakage reduction in CMOS digital circuits , 2007, 2007 50th Midwest Symposium on Circuits and Systems.