A co-design space exploration tool for avionic high performance heterogeneous embedded architectures

Avionics in the helicopter manufacturers' landscape faces new challenges. Whereas customers raise continuously their needs in terms of new functions and embedded systems performances, certification authorities maintain complex rules to fulfill for parallel computing. This constraining situation has conducted avionics professionals to consider heterogeneous architectures for avionics as a growing trend. The complexity of such architectures combined with the large number of embedded applications to integrate puts under light the need of new approaches to optimize the mapping of task on heterogeneous processing. In the present paper, we explain how a co-design method could meet avionics requirements with a specific co-design architecture exploration and the task's granularity tuning. An implementation of the proposed avionics co-design system is also proposed.

[1]  Babak Falsafi,et al.  The HiPEAC Vision , 2010 .

[2]  Jörg Henkel,et al.  A hardware/software partitioner using a dynamically determined granularity , 1997, DAC.

[3]  Anthony A. Maciejewski,et al.  A semi-static approach to mapping dynamic iterative tasks onto heterogeneous computing systems , 2006, J. Parallel Distributed Comput..

[4]  Hokeun Kim,et al.  A task remapping technique for reliable multi-core embedded systems , 2010, 2010 IEEE/ACM/IFIP International Conference on Hardware/Software Codesign and System Synthesis (CODES+ISSS).

[5]  Lothar Thiele,et al.  Dynamic Power-Aware Mapping of Applications onto Heterogeneous MPSoC Platforms , 2010, IEEE Transactions on Industrial Informatics.

[6]  David S. Johnson,et al.  Computers and Intractability: A Guide to the Theory of NP-Completeness , 1978 .

[7]  Osman S. Unsal,et al.  VPM: Virtual power meter tool for low-power many-core/heterogeneous data center prototypes , 2015, 2015 33rd IEEE International Conference on Computer Design (ICCD).

[8]  Luca Benini,et al.  Platform 2012, a many-core computing accelerator for embedded SoCs: Performance evaluation of visual analytics applications , 2012, DAC Design Automation Conference 2012.

[9]  Lothar Thiele,et al.  Worst case delay analysis for memory interference in multicore systems , 2010, 2010 Design, Automation & Test in Europe Conference & Exhibition (DATE 2010).

[10]  Philip Koopman,et al.  Hardware/Software Codesign of Aerospace and Automotive Systems , 2010, Proceedings of the IEEE.

[11]  Carlos C. Insaurralde Grain-oriented computer architectures for dynamically-reconfigurable avionics systems , 2013, 2013 IEEE/AIAA 32nd Digital Avionics Systems Conference (DASC).

[12]  Mohamed Abid,et al.  A mixed integer linear programming approach for design space exploration in FPGA-based MPSoC , 2014, 2014 24th International Conference on Field Programmable Logic and Applications (FPL).

[13]  Guillaume Zufferey,et al.  A dynamically constrained genetic algorithm for hardware-software partitioning , 2006, GECCO.

[14]  Luca Benini,et al.  Design Automation of Embedded Systems , 2003 .

[15]  Petru Eles,et al.  System Level Hardware/Software Partitioning Based on Simulated Annealing and Tabu Search , 1997, Des. Autom. Embed. Syst..