A Dynamic Optically Reconfigurable Gate Array—Perfect Emulation

This paper presents a perfect dynamic optically reconfigurable gate array (DORGA) architecture emulation using a holographic memory and a conventional ORGA-VLSI. In ORGAs, although a large virtual gate count can be realized by exploiting the large-capacity storage capability of a holographic memory, the actual gate count, which is the gate count of a programmable gate array VLSI, is important to increase the instantaneous performance. Nevertheless, in previously proposed ORGA-VLSIs, the static configuration memory to store a single configuration context consumed a large implementation area of the ORGA-VLSIs and prevented the realization of large-gate-count ORGA-VLSIs. Therefore, a DORGA architecture has been proposed in order to increase the gate density. It uses the junction capacitance of photodiodes as dynamic memory, thereby obviating the static configuration memory. However, to date, demonstration of a perfect optically reconfigurable architecture for DORGA-VLSIs has never been presented. Therefore, in this study, the DORGA architecture was perfectly emulated, and the performance, particularly the reconfiguration context retention time, was measured experimentally. The advantages of this architecture are discussed in relation to the results.

[1]  Byoungho Lee,et al.  Full-color autostereoscopic 3D display system using color-dispersion-compensated synthetic phase holograms. , 2004, Optics express.

[2]  Aaas News,et al.  Book Reviews , 1893, Buffalo Medical and Surgical Journal.

[3]  Minoru Watanabe,et al.  Optically differential reconfigurable gate array , 2007 .

[4]  Gan Zhou,et al.  Optically reconfigurable processors , 2000, 2000 Southwest Symposium on Mixed-Signal Design (Cat. No.00EX390).

[5]  André DeHon,et al.  Dynamically Programmable Gate Arrays: A Step Toward Increased Computational Density , 1996 .

[6]  Minoru Watanabe,et al.  An optically differential reconfigurable gate array using a 0.18 /spl mu/m CMOS process , 2004, IEEE International SOC Conference, 2004. Proceedings..

[7]  D. Jones,et al.  A time-multiplexed FPGA architecture for logic emulation , 1995, Proceedings of the IEEE 1995 Custom Integrated Circuits Conference.

[8]  Jose Mumbru,et al.  Optical memory for computing and information processing , 1999, Optics + Photonics.

[9]  Minoru Watanabe,et al.  A 16,000-gate-count optically reconfigurable gate array in a standard 0.35 /spl mu/m CMOS technology , 2005, 2005 IEEE International Symposium on Circuits and Systems.

[10]  Minoru Watanabe,et al.  A High-Density Optically Reconfigurable Gate Array Using Dynamic Method , 2004, FPL.

[11]  Steven Trimberger,et al.  A time-multiplexed FPGA , 1997, Proceedings. The 5th Annual IEEE Symposium on Field-Programmable Custom Computing Machines Cat. No.97TB100186).

[12]  Stephen M. Scalera,et al.  The design and implementation of a context switching FPGA , 1998, Proceedings. IEEE Symposium on FPGAs for Custom Computing Machines (Cat. No.98TB100251).

[13]  Minoru Watanabe,et al.  Holographic memory reconfigurable VLSI , 2007, 2007 IEEE International Symposium on Circuits and Systems.

[14]  Minoru Watanabe,et al.  Dynamic optically reconfigurable gate array , 2006 .

[15]  Jose Mumbru,et al.  Optically programmable gate array , 2000, International Topical Meeting on Optics in Computing.