Quantum-Dot Cellular Automata Serial Decimal Adder

Physical properties of nanotechnological elements and application requirements demand reconsideration of fundamental information principles of a computer architecture. First of all, it is expedient to return to decimal notation of numbers, which was successfully used in mechanical computers. Besides, it is preferable to use serial data transfer and processing because the cost function and signal propagation delay of the computation nanoelements and communication nanoelements are comparable. Therefore, the basic unit of novel nanocomputer architecture is a serial decimal adder. This paper presents a serial decimal adder design in quantum-dot cellular automata (QCA) nanotechnology. The proposed QCA one-digit serial decimal adder is based on an original algorithm for addition of two operands encoded by the Johnson-Mobius code. The new adder design is compared with parallel and conventional designs as to its complexity, area, propagation delay, and cost function. The implementation details of the one-digit serial decimal Johnson-Mobius subtractor and adder/subtractor are also discussed.

[1]  C. Lent,et al.  Clocked molecular quantum-dot cellular automata , 2003 .

[2]  M. A. Gladshtein The signal propagation delay reduction of the combinational adder of decimal digits encoded by the Johnson-Mobius code , 2010, Automatic Control and Computer Sciences.

[3]  William Aspray,et al.  Computing before computers , 1990 .

[4]  Jing Huang,et al.  Design and Test of Digital Circuits by Quantum-Dot Cellular Automata , 2007 .

[5]  C. Lent,et al.  Power gain and dissipation in quantum-dot cellular automata , 2002 .

[6]  John W. Loughary The computer is in , 1970 .

[7]  S. Bhanja,et al.  Estimation of Upper Bound of Power Dissipation in QCA Circuits , 2009, IEEE Transactions on Nanotechnology.

[8]  Graham A. Jullien,et al.  Design Tools for an Emerging SoC Technology: Quantum-Dot Cellular Automata , 2006, Proceedings of the IEEE.

[9]  Graham A. Jullien,et al.  Simple 4-bit processor based on quantum-dot cellular automata (QCA) , 2005, 2005 IEEE International Conference on Application-Specific Systems, Architecture Processors (ASAP'05).

[10]  Mark Balch Complete Digital Design: A Comprehensive Guide to Digital Electronics and Computer System Architecture , 2003 .

[11]  F. Kharbash,et al.  The design of Quantum-dot CellularAutomata decimal adder , 2008, 2008 IEEE International Multitopic Conference.

[12]  Ismo Hänninen,et al.  Binary Adders on Quantum-Dot Cellular Automata , 2010, J. Signal Process. Syst..

[13]  R. Stephenson A and V , 1962, The British journal of ophthalmology.

[14]  S. Polisetti,et al.  QCA based multiplexing of 16 arithmetic & logical subsystems-A paradigm for nano computing , 2008, 2008 3rd IEEE International Conference on Nano/Micro Engineered and Molecular Systems.

[15]  Graham A. Jullien,et al.  Performance comparison of quantum-dot cellular automata adders , 2005, 2005 IEEE International Symposium on Circuits and Systems.

[16]  M. Taghizadeh,et al.  BCD computing structures in quantum- dot cellular automata , 2008, 2008 International Conference on Computer and Communication Engineering.

[17]  M. A. Gladshtein Algorithmic synthesis of a combinational adder of decimal digits encoded by the Johnson-Mobius code , 2009, Automatic Control and Computer Sciences.

[18]  P.M. Kogge,et al.  Comparing the Reliability of PLA and Custom Logic Implementations of a QCA Adder , 2008, 2008 IEEE International Workshop on Design and Test of Nano Devices, Circuits and Systems.

[19]  Vassil S. Dimitrov,et al.  Computer arithmetic structures for quantum cellular automata , 2003, The Thrity-Seventh Asilomar Conference on Signals, Systems & Computers, 2003.