Design and implementation of an enhanced on chip mesh router

In this paper, we describe the design and implementation of an enhanced wormhole virtual channel on chip router. It is the basic component of a mesh network on chip, using the XY deterministic routing algorithm. It is characterized by its simple virtual channel allocation strategy which allows reducing area and power consumption. We implemented our router using Tezzaron technology to measure its performances.

[1]  Leonard Kleinrock,et al.  Virtual Cut-Through: A New Computer Communication Switching Technique , 1979, Comput. Networks.

[2]  Luca Benini,et al.  Networks on Chips : A New SoC Paradigm , 2022 .

[3]  Joo-Young Kim,et al.  A 76.8 GB/s 46 mW low-latency network-on-chip for real-time object recognition processor , 2008, 2008 IEEE Asian Solid-State Circuits Conference.

[4]  William J. Dally.  Virtual-Channel Flow Control , 1992, IEEE Trans. Parallel Distributed Syst..

[5]  William J. Dally,et al.  A delay model and speculative architecture for pipelined routers , 2001, Proceedings HPCA Seventh International Symposium on High-Performance Computer Architecture.

[6]  Bharadwaj S. Amrutur,et al.  Traffic engineered NoC for streaming applications , 2013, Microprocess. Microsystems.

[7]  William J. Dally,et al.  Route packets, not wires: on-chip inteconnection networks , 2001, DAC '01.