A 1.4 pJ/bit, Power-Scalable 16×12 Gb/s Source-Synchronous I/O With DFE Receiver in 32 nm SOI CMOS Technology

A power-scalable 2 Byte I/O operating at 12 Gb/s per lane is reported. The source-synchronous I/O includes controllable TX driver amplitude, flexible RX equalization, and multiple deskew modes. This allows power reduction when operating over low-loss, low-skew interconnects, while at the same time supporting higher-loss channels without loss of bandwidth. Transceiver circuit innovations are described including a low-skew transmission-line clock distribution, a 4:1 serializer with quadrature quarter-rate clocks, and a phase rotator based on current-integrating phase interpolators. Measurements of a test chip fabricated in 32 nm SOI CMOS technology demonstrate 1.4 pJ/b efficiency over 0.75” Megtron-6 PCB traces, and 1.9 pJ/b efficiency over 20” Megtron-6 PCB traces.

[1]  Behzad Razavi.  Design of intergrated circuits for optical communications , 2002 .

[2]  Bryan Casper,et al.  A 47$\,\times\,$ 10 Gb/s 1.4 mW/Gb/s Parallel Interface in 45 nm CMOS , 2010, IEEE Journal of Solid-State Circuits.

[3]  Alexander V. Rylyakov,et al.  A 28 GHz Hybrid PLL in 32 nm SOI CMOS , 2014, IEEE Journal of Solid-State Circuits.

[4]  M. Horowitz,et al.  A 14-mW 6.25-Gb/s Transceiver in 90-nm CMOS , 2007, IEEE Journal of Solid-State Circuits.

[5]  Jad Rizk,et al.  A 12-Gb/s transceiver in 32-nm bulk CMOS , 2009, 2009 Symposium on VLSI Circuits.

[6]  Yong Liu,et al.  An 8x 10-Gb/s Source-Synchronous I/O System Based on High-Density Silicon Carrier Interconnects , 2012, IEEE Journal of Solid-State Circuits.

[7]  Michael Frueh,et al.  Design Of Integrated Circuits For Optical Communications , 2016 .

[8]  Byungsub Kim,et al.  A 10-Gb/s Compact Low-Power Serial I/O With DFE-IIR Equalization in 65-nm CMOS , 2009, IEEE Journal of Solid-State Circuits.

[9]  James E. Jaussi,et al.  A Scalable 0.128–1 Tb/s, 0.8–2.6 pJ/bit, 64-Lane Parallel I/O in 32-nm CMOS , 2013, IEEE Journal of Solid-State Circuits.

[10]  C. Zimmermann,et al.  A 10-gb/s CMOS clock and data recovery circuit with an analog phase interpolator , 2005, IEEE Journal of Solid-State Circuits.

[11]  S. Gowda,et al.  A 10-Gb/s 5-Tap DFE/4-Tap FFE Transceiver in 90-nm CMOS Technology , 2006, IEEE Journal of Solid-State Circuits.

[12]  Yong Liu,et al.  A 19-Gb/s Serial Link Receiver With Both 4-Tap FFE and 5-Tap DFE Functions in 45-nm SOI CMOS , 2012, IEEE Journal of Solid-State Circuits.

[13]  Alexander V. Rylyakov,et al.  A 1.4-pJ/b, power-scalable 16×12-Gb/s source-synchronous I/O with DFE receiver in 32nm SOI CMOS technology , 2014, Proceedings of the IEEE 2014 Custom Integrated Circuits Conference.

[14]  S.L. Wright,et al.  3-D Silicon Integration and Silicon Packaging Technology Using Silicon Through-Vias , 2006, IEEE Journal of Solid-State Circuits.