MGR: Multi-level global router
暂无分享,去创建一个
[1] Ting-Chi Wang,et al. Robust layer assignment for via optimization in multi-layer global routing , 2009, ISPD '09.
[2] Jason Cong,et al. MARS-a multilevel full-chip gridless routing system , 2005, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.
[3] Yih-Lang Li,et al. Multi-threaded collision-aware global routing with bounded-length maze routing , 2010, Design Automation Conference.
[4] Chris C. N. Chu,et al. FastRoute 2.0: A High-quality and Efficient Global Router , 2007, 2007 Asia and South Pacific Design Automation Conference.
[5] Yao-Wen Chang,et al. A novel framework for multilevel full-chip gridless routing , 2006, Asia and South Pacific Conference on Design Automation, 2006..
[6] Jarrod A. Roy,et al. High-Performance Routing at the Nanometer Scale , 2007, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.
[7] Ting-Chi Wang,et al. NTHU-Route 2.0: A fast and stable global router , 2008, 2008 IEEE/ACM International Conference on Computer-Aided Design.
[8] Yao-Wen Chang,et al. High-performance global routing with fast overflow reduction , 2009, 2009 Asia and South Pacific Design Automation Conference.
[9] Chris C. N. Chu,et al. FLUTE: Fast Lookup Table Based Rectilinear Steiner Minimal Tree Algorithm for VLSI Design , 2008, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.
[10] Kun Yuan,et al. BoxRouter 2.0: architecture and implementation of a hybrid and robust global router , 2007, ICCAD 2007.
[11] Yue Xu,et al. FastRoute 4.0: Global router with efficient via minimization , 2009, 2009 Asia and South Pacific Design Automation Conference.
[12] Kun Yuan,et al. BoxRouter 2.0: architecture and implementation of a hybrid and robust global router , 2007, 2007 IEEE/ACM International Conference on Computer-Aided Design.
[13] Azadeh Davoodi,et al. GRIP: Scalable 3D global routing using Integer Programming , 2009, 2009 46th ACM/IEEE Design Automation Conference.