Implementation and Analysis of Ring Oscillator Circuits on Xilinx FPGAs

This chapter gives an extensive description of ring oscillators (ROs) implemented on Xilinx FPGA technology, aiming at providing a basic primitive to define physically unclonable functions based on ROs and illustrating, through detailed analyses, frequency distributions. As for the implementation, we detail in the chapter any step required to implement a RO and measure its frequency. In particular, we illustrate how to accomplish such operation by means of Xilinx ChipScope. Furthermore, we show main design parameters, such as the number of stages, of the RO and how they impact on the frequency characterization. At the end, we provide other characterization by means of dynamic parameters variations, such as temperature and aging effects.

[1]  Srinivas Devadas,et al.  Silicon physical random functions , 2002, CCS '02.

[2]  Ulf Schlichtmann,et al.  Aging analysis of circuit timing considering NBTI and HCI , 2009, 2009 15th IEEE International On-Line Testing Symposium.

[3]  Daniel E. Holcomb,et al.  Power-Up SRAM State as an Identifying Fingerprint and Source of True Random Numbers , 2009, IEEE Transactions on Computers.

[4]  Gang Qu,et al.  Temperature-aware cooperative ring oscillator PUF , 2009, 2009 IEEE International Workshop on Hardware-Oriented Security and Trust.

[5]  Jason Helge Anderson,et al.  A PUF design for secure FPGA-based embedded systems , 2010, 2010 15th Asia and South Pacific Design Automation Conference (ASP-DAC).

[6]  Abhranil Maiti,et al.  Improved Ring Oscillator PUF: An FPGA-friendly Secure Primitive , 2011, Journal of Cryptology.

[7]  G. Edward Suh,et al.  Extracting secret keys from integrated circuits , 2005, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[8]  Patrick Schaumont,et al.  A large scale characterization of RO-PUF , 2010, 2010 IEEE International Symposium on Hardware-Oriented Security and Trust (HOST).

[9]  Helena Handschuh,et al.  Hardware intrinsic security from D flip-flops , 2010, STC '10.

[10]  Jorge Guajardo,et al.  Extended abstract: The butterfly PUF protecting IP on every FPGA , 2008, 2008 IEEE International Workshop on Hardware-Oriented Security and Trust.

[11]  G. Edward Suh,et al.  Physical Unclonable Functions for Device Authentication and Secret Key Generation , 2007, 2007 44th ACM/IEEE Design Automation Conference.

[12]  Patrick Schaumont,et al.  Improving the quality of a Physical Unclonable Function using configurable Ring Oscillators , 2009, 2009 International Conference on Field Programmable Logic and Applications.

[13]  Ingrid Verbauwhede,et al.  Physically Unclonable Functions: A Study on the State of the Art and Future Research Directions , 2010, Towards Hardware-Intrinsic Security.

[14]  Antonino Mazzeo,et al.  Testing 90 nm microcontroller SRAM PUF quality , 2015, 2015 10th International Conference on Design & Technology of Integrated Systems in Nanoscale Era (DTIS).

[15]  Kris Gaj,et al.  A Configurable Ring-Oscillator-Based PUF for Xilinx FPGAs , 2011, 2011 14th Euromicro Conference on Digital System Design.

[16]  Antonino Mazzeo,et al.  Supply voltage variation impact on Anderson PUF quality , 2015, 2015 10th International Conference on Design & Technology of Integrated Systems in Nanoscale Era (DTIS).

[17]  Chi-En Daniel Yin,et al.  LISA: Maximizing RO PUF's secret extraction , 2010, 2010 IEEE International Symposium on Hardware-Oriented Security and Trust (HOST).

[18]  Xueti Tang,et al.  Spin-transfer torque magnetic random access memory (STT-MRAM) , 2013, JETC.

[19]  Claudia Eckert,et al.  Improving the quality of ring oscillator PUFs on FPGAs , 2010, WESS '10.

[20]  Sergei Skorobogatov,et al.  Breakthrough Silicon Scanning Discovers Backdoor in Military Chip , 2012, CHES.

[21]  Abdulazim Amouri,et al.  Aging effects in FPGAs: an experimental analysis , 2014, 2014 24th International Conference on Field Programmable Logic and Applications (FPL).