Exploring Topological Structure of Boolean Expressions for Test Data Selection

Several test strategies have emerged to detect faults associated Boolean expressions. Current approaches lack a proper model to give an overall picture of the Boolean expressions and comprehensive exploration of test data space. This paper proposes a topological model (T-model) to systematically represent Boolean expressions and test data space, and theoretically analyzes the capability and limitations of existing test strategies. We explicitly identify the sufficient and necessary conditions to detect the faults of interest, introduce new Boolean expression related faults and reform the fault hierarchy, where a family of test strategies is defined to detect the corresponding faults.

[1]  Ajitha Rajan,et al.  The effect of program and model structure on mc/dc test adequacy coverage , 2008, 2008 ACM/IEEE 30th International Conference on Software Engineering.

[2]  Richard W. Hamming,et al.  Error detecting and error correcting codes , 1950 .

[3]  Tsong Yueh Chen,et al.  MUMCUT: a fault-based strategy for testing Boolean specifications , 1999, Proceedings Sixth Asia Pacific Software Engineering Conference (ASPEC'99) (Cat. No.PR00509).

[4]  Yuen-Tak Yu,et al.  A comparison of MC/DC, MUMCUT and several other coverage criteria for logical decisions , 2006, J. Syst. Softw..

[5]  A. Jefferson Offutt,et al.  Investigations of the software testing coupling effect , 1992, TSEM.

[6]  K. S. How Tai Wah A Theoretical Study of Fault Coupling , 2000, Softw. Test. Verification Reliab..

[7]  Steven P. Miller,et al.  Applicability of modified condition/decision coverage to software testing , 1994, Softw. Eng. J..

[8]  Tatsuhiro Tsuchiya,et al.  Non-specification-based approaches to logic testing for software , 2002, Inf. Softw. Technol..

[9]  K. A. Foster,et al.  Sensitive test data for logic expressions , 1984, SOEN.

[10]  Kuo-Chung Tai,et al.  Test generation for Boolean expressions , 1995, Proceedings of Sixth International Symposium on Software Reliability Engineering. ISSRE'95.

[11]  M. Karnaugh The map method for synthesis of combinational logic circuits , 1953, Transactions of the American Institute of Electrical Engineers, Part I: Communication and Electronics.

[12]  Tsong Yueh Chen,et al.  Test case selection strategies based on Boolean specifications ‡ , 2001, Softw. Test. Verification Reliab..

[13]  Ying Liu,et al.  On Detecting Double Literal Faults in Boolean Expressions , 2007, Ada-Europe.

[14]  Elaine J. Weyuker,et al.  Automatically Generating Test Data from a Boolean Specification , 1994, IEEE Trans. Software Eng..

[15]  Paul Ammann,et al.  Reconciling perspectives of software logic testing , 2008, Softw. Test. Verification Reliab..

[16]  Tsong Yueh Chen,et al.  Automatic generation of test cases from Boolean specifications using the MUMCUT strategy , 2006, J. Syst. Softw..