A Fully-Synthesizable 10.06Gbps 16.1mW Injection-Locked CDR in 28nm FDSOI

[1]  Hiroki Ishikuro,et al.  A 12.5Gbps CDR with Differential to Common Converting Edge Detector for the Wired and Wireless Serial Link , 2016, IEICE Trans. Electron..

[2]  Kenichi Okada,et al.  A Fully Synthesizable All-Digital PLL With Interpolative Phase Coupled Oscillator, Current-Output DAC, and Fine-Resolution Digital Varactor Using Gated Edge Injection Technique , 2015, IEEE Journal of Solid-State Circuits.

[3]  Kenichi Okada,et al.  A 0.011 mm2 PVT-robust fully-synthesizable CDR with a data rate of 10.05 Gb/s in 28nm FD SOI , 2014, 2014 IEEE Asian Solid-State Circuits Conference (A-SSCC).

[4]  Nicola Da Dalt,et al.  An Analysis of Phase Noise in Realigned VCOs , 2014, IEEE Transactions on Circuits and Systems II: Express Briefs.

[5]  David D. Wentzloff,et al.  An automatically placed-and-routed ADPLL for the medradio band using PWM to enhance DCO resolution , 2013, 2013 IEEE Radio Frequency Integrated Circuits Symposium (RFIC).

[6]  Ming-ta Hsieh,et al.  Architectures for multi-gigabit wire-linked clock and data recovery , 2008, IEEE Circuits and Systems Magazine.

[7]  T. Morie,et al.  A Design Method and Developments of a Low-Power and High-Resolution Multiphase Generation System , 2008, IEEE Journal of Solid-State Circuits.

[8]  Jri Lee,et al.  A 20-Gb/s Burst-Mode Clock and Data Recovery Circuit Using Injection-Locking Technique , 2008, IEEE Journal of Solid-State Circuits.

[9]  R.E. Atani,et al.  Jitter peaking investigation in charge pump based clock and data recovery circuits , 2007, AFRICON 2007.

[10]  Qicheng Yu,et al.  A 2.5-Gb/s Multi-Rate 0.25-$\mu$m CMOS Clock and Data Recovery Circuit Utilizing a Hybrid Analog/Digital Loop Filter and All-Digital Referenceless Frequency Acquisition , 2006, IEEE Journal of Solid-State Circuits.

[11]  John T. Stonick,et al.  A digital clock and data recovery architecture for multi-gigabit/s binary links , 2005, Proceedings of the IEEE 2005 Custom Integrated Circuits Conference, 2005..

[12]  William J. Dally,et al.  A second-order semi-digital clock recovery circuit based on injection locking , 2003 .