FinFET With High- $\kappa $ Spacers for Improved Drive Current
暂无分享,去创建一个
[1] Seok-Hee Lee,et al. Origin of Device Performance Enhancement of Junctionless Accumulation-Mode (JAM) Bulk FinFETs With High- $\kappa $ Gate Spacers , 2014, IEEE Electron Device Letters.
[2] C. Hu,et al. A high-quality stacked thermal/LPCVD gate oxide technology for ULSI , 1993, IEEE Electron Device Letters.
[3] R. Adari,et al. Dual-$k$ Spacer Device Architecture for the Improvement of Performance of Silicon n-Channel Tunnel FETs , 2010, IEEE Transactions on Electron Devices.
[4] Chenming Hu,et al. A little known benefit of FinFET over Planar MOSFET in highperformance circuits at advanced technology nodes , 2012, 2012 IEEE International SOI Conference (SOI).
[5] Brajesh Kumar Kaushik,et al. Asymmetric Dual-Spacer Trigate FinFET Device-Circuit Codesign and Its Variability Analysis , 2015, IEEE Transactions on Electron Devices.
[6] S. Saha,et al. Analysis of Harmonic Distortion in UDG-MOSFETs , 2014, IEEE Transactions on Electron Devices.
[7] Chien-Hung Wu,et al. Impact of High-$\kappa$ Offset Spacer in 65-nm Node SOI Devices , 2007, IEEE Electron Device Letters.
[8] Chang-Yun Chang,et al. Impact of Fringe Capacitance on the Performance of Nanoscale FinFETs , 2010, IEEE Electron Device Letters.
[9] Electrostatic integrity and performance enhancement for UTB InGaAs-OI MOSFET with high-k dielectric through spacer design , 2015, 2015 International Symposium on VLSI Technology, Systems and Applications.
[10] Sudeb Dasgupta,et al. Design and Analysis of Analog Performance of Dual-k Spacer Underlap N/P-FinFET at 12 nm Gate Length , 2013, IEEE Transactions on Electron Devices.
[11] Jong-Ho Lee,et al. Effects of S/D non-overlap and high-/spl kappa/ dielectrics on nano CMOS design , 2001, 2001 International Semiconductor Device Research Symposium. Symposium Proceedings (Cat. No.01EX497).
[12] D. Sharma,et al. Sub-20 nm gate length FinFET design: Can high-κ spacers make a difference? , 2008, 2008 IEEE International Electron Devices Meeting.
[13] Brajesh Kumar Kaushik,et al. Investigation of Symmetric Dual- \(k\) Spacer Trigate FinFETs From Delay Perspective , 2014, IEEE Transactions on Electron Devices.
[14] J. An,et al. Physical insights on design and modeling of nanoscale FinFETs , 2003, IEEE International Electron Devices Meeting 2003.
[15] Brajesh Kumar Kaushik,et al. High-Performance and Robust SRAM Cell Based on Asymmetric Dual-$k$ Spacer FinFETs , 2013, IEEE Transactions on Electron Devices.
[16] M. Shrivastava,et al. A Tunnel FET for $V_{DD}$ Scaling Below 0.6 V With a CMOS-Comparable Performance , 2011, IEEE Transactions on Electron Devices.
[17] J. Yugami,et al. Femto-second CMOS technology with high-k offset spacer and SiN gate dielectric with oxygen-enriched interface , 2002, 2002 Symposium on VLSI Technology. Digest of Technical Papers (Cat. No.01CH37303).
[18] T. Miyashita,et al. High-Performance and Low-Power Bulk Logic Platform Utilizing FET Specific Multiple-Stressors with Highly Enhanced Strain and Full-Porous Low-k Interconnects for 45-nm CMOS Technology , 2007, 2007 IEEE International Electron Devices Meeting.
[19] Krishna C. Saraswat,et al. Optimization of extrinsic source/drain resistance in ultrathin body double-gate FETs , 2003 .
[20] S. Ganguly,et al. Enhanced Electrostatic Integrity of Short-Channel Junctionless Transistor With High- $\kappa$ Spacers , 2011, IEEE Electron Device Letters.
[21] C. K. Sarkar,et al. Subthreshold Analog/RF Performance Enhancement of Underlap DG FETs With High- K Spacer for Low Power Applications , 2013, IEEE Transactions on Electron Devices.
[22] V. Trivedi,et al. Nanoscale FinFETs with gate-source/drain underlap , 2005, IEEE Transactions on Electron Devices.
[23] D.K. Sharma,et al. Gate Fringe-Induced Barrier Lowering in Underlap FinFET Structures and Its Optimization , 2008, IEEE Electron Device Letters.