A New Wafer Level Latent Defect Screening Methodology for Highly Reliable DRAM Using a Response Surface Method

Screening latent defects in a wafer test process is very important task in both reducing memory manufacturing cost and enhancing the reliability of emerging package products such as SIP, MCP, and WSP. In terms of the package assembly cost, these package products are required to adopt the KGD (known good die) quality level. However, the KGD requires a long burn-in time, added testing time, and high cost equipments. To alleviate these problems, this paper presents a statistical wafer burn-in methodology for the latent defect screen in the wafer test process. The newly proposed methodology consists of a defect-based wafer burn-in (DB-WBI) stress method based on DRAM operation characteristics and a statistical stress optimization method using RSM (response surface method) on the DRAM manufacturing test process. Experimental data shows that package test yields in the immature fabrication process improved by up to 6%. In addition, experimental results show that the proposed methodology can guarantee reliability requirements with a shortened package burn-in time. In conclusion, this methodology realizes a simplified manufacturing test process supporting time to market with high reliability.

[1]  A. A. Mutlu,et al.  Statistical circuit performance variability minimization under manufacturing variations , 2006, 2006 IEEE International Symposium on Circuits and Systems.

[2]  S. Pozder,et al.  Progress of 3D Integration Technologies and 3D Interconnects , 2007, 2007 IEEE International Interconnect Technology Conferencee.

[3]  S.L. Wright,et al.  3-D Silicon Integration and Silicon Packaging Technology Using Silicon Through-Vias , 2006, IEEE Journal of Solid-State Circuits.

[4]  I. Miyanaga,et al.  A wafer-level burn-in technology using the contactor controlled thermal expansion , 1997, Proceedings 1997 International Conference on Multichip Modules.

[5]  D.R. Conti,et al.  Wafer level burn-in , 2000, 2000 Proceedings. 50th Electronic Components and Technology Conference (Cat. No.00CH37070).

[6]  Douglas C. Montgomery,et al.  Response Surface Methodology: Process and Product Optimization Using Designed Experiments , 1995 .

[8]  H. Seo,et al.  Charge trapping induced DRAM data retention time degradation under wafer-level burn-in stress , 2002, 2002 IEEE International Reliability Physics Symposium. Proceedings. 40th Annual (Cat. No.02CH37320).

[9]  S. Ramanathan,et al.  Three-dimensional wafer stacking via Cu-Cu bonding integrated with 65-nm strained-Si/low-k CMOS technology , 2006, IEEE Electron Device Letters.

[10]  I. Kim,et al.  DRAM reliability characterization by using dynamic operation stress in wafer burn-in mode , 2003, 2003 IEEE International Reliability Physics Symposium Proceedings, 2003. 41st Annual..

[11]  T. Furuyama,et al.  Wafer burn-in (WBI) technology for RAM's , 1993, Proceedings of IEEE International Electron Devices Meeting.

[12]  Navakanta Bhat,et al.  On a Generalized Framework for Modeling the Effects of Process Variations on Circuit Delay Performance Using Response Surface Methodology , 2007, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[13]  Wei Koh.  Memory device packaging - from leadframe packages to wafer level packages , 2004, Proceedings of the Sixth IEEE CPMT Conference on High Density Microsystem Design and Packaging and Component Failure Analysis (HDP '04).

[14]  W.L. Ivy,et al.  Sacrificial metal wafer level burn-in KGD , 2000, 2000 Proceedings. 50th Electronic Components and Technology Conference (Cat. No.00CH37070).

[15]  Toshio Sudo.  Present and future directions for multichip module technologies , 1995 .

[16]  W. R. Mann,et al.  The leading edge of production wafer probe test technology , 2004 .

[17]  William R. Mann,et al.  The leading edge of production wafer probe test technology , 2004, 2004 International Conferce on Test.