A model for gate-oxide breakdown in CMOS inverters
暂无分享,去创建一个
[1] Elyse Rosenbaum,et al. A bidirectional NMOSFET current reduction model for simulation of hot-carrier-induced circuit degradation , 1993 .
[2] M. Nafria,et al. A function-fit model for the soft breakdown failure mode , 1999, IEEE Electron Device Letters.
[3] Stephan A. Cohen,et al. Gate oxide breakdown under Current Limited Constant Voltage Stress , 2000, 2000 Symposium on VLSI Technology. Digest of Technical Papers (Cat. No.00CH37104).
[4] E. Vandamme,et al. Impact of MOSFET oxide breakdown on digital circuit operation and reliability , 2000, International Electron Devices Meeting 2000. Technical Digest. IEDM (Cat. No.00CH37138).
[5] S. Narasimha,et al. A high performance 0.13 /spl mu/m SOI CMOS technology with Cu interconnects and low-k BEOL dielectric , 2000, 2000 Symposium on VLSI Technology. Digest of Technical Papers (Cat. No.00CH37104).
[6] E. Vandamme,et al. Impact of MOSFET gate oxide breakdown on digital circuit operation and reliability , 2000 .
[7] R. Degraeve,et al. Relation between breakdown mode and breakdown location in short channel NMOSFETs and its impact on reliability specifications , 2001, 2001 IEEE International Reliability Physics Symposium Proceedings. 39th Annual (Cat. No.00CH37167).
[8] J. Stathis,et al. The impact of gate-oxide breakdown on SRAM stability , 2002, IEEE Electron Device Letters.
[9] G. Ghibaudo,et al. A thorough investigation of progressive breakdown in ultra-thin oxides. Physical understanding and application for industrial reliability assessment , 2002, 2002 IEEE International Reliability Physics Symposium. Proceedings. 40th Annual (Cat. No.02CH37320).