Panel Level Packaging for Component Integration of an Energy Harvesting System

Within the European funded project smart-MEMPHIS the goal was to tackle the main challenge for all smart devices – self-powering. The project was aimed to design, manufacture and test a miniaturized autonomous energy supply based on harvesting vibrational energy with piezo-MEMS energy harvesters. Cost effective packaging was needed for 3D system integration of a MEMS-based multi-axis energy harvester, an ultra-low-power ASIC to manage the variations of the frequency and harvested power, and a miniaturized energy storing supercapacitor. Miniaturization was another key demand as target applications were a leadless pacemaker and a wireless sensor network for structural health monitoring. Panel Level Packaging (PLP) was selected as packaging technology for the harvester components. A basic study on the embedding of piezo-MEMS harvester has been performed as well as the development and proof of concept of a new PLP based supercapacitor housing. For the power management unit an ASIC together with two capacitors have been integrated by Fan-out Panel Level Packaging (FOPLP). Material selection and process development was first done on wafer level size and then transferred to large area 457x305 mm2 panel size. Main focus was here to find a suitable material combination and process parameters for the embedding of SMD capacitors together with bare dies in a fan-out panel level package. A technology study has been performed to analyze the influence of SMD component size and pitch, thermal release tape and epoxy molding compound type during compression molding. Results have used to finally select materials for prototype built. Reliability testing have been performed to prove the overall concept and material selection for PLP.

[1]  Klaus-Dieter Lang,et al.  Potential and challenges of fan-out panel level packaging , 2016, 2016 IEEE CPMT Symposium Japan (ICSJ).

[2]  M. Brunnbauer,et al.  Embedded Wafer Level Ball Grid Array (eWLB) , 2008, 2008 33rd IEEE/CPMT International Electronics Manufacturing Technology Conference (IEMT).

[3]  Klaus-Dieter Lang,et al.  Recent Developments in Panel Level Packaging , 2018, 2018 International Wafer Level Packaging Conference (IWLPC).

[4]  Douglas Yu,et al.  InFO (Wafer Level Integrated Fan-Out) Technology , 2016, 2016 IEEE 66th Electronic Components and Technology Conference (ECTC).

[5]  Tim Olson Transforming Electronic Interconnect , 2017 .

[6]  Jerome Azemar,et al.  Fan-Out Packaging: Technologies and market trends , 2017 .

[7]  B. Keser,et al.  The Redistributed Chip Package: A Breakthrough for Advanced Packaging , 2007, 2007 Proceedings 57th Electronic Components and Technology Conference.

[8]  R. Aschenbrenner,et al.  Panel Level Packaging - A View Along the Process Chain , 2018, 2018 IEEE 68th Electronic Components and Technology Conference (ECTC).

[9]  John H. Lau,et al.  Fan-Out Wafer-Level Packaging , 2018 .

[11]  J. Bauer,et al.  Large area compression molding for Fan-out Panel Level Packing , 2015, 2015 IEEE 65th Electronic Components and Technology Conference (ECTC).

[12]  Kevin Huang,et al.  Fine line fan out package on panel level , 2017, 2017 International Conference on Electronics Packaging (ICEP).