Panel Level Packaging for Component Integration of an Energy Harvesting System
暂无分享,去创建一个
T. Braun | K.-D. Lang | K.-F. Becker | S. Voges | R. Aschenbrenner | J. Bauer | R. Kahle | Martin Schneider-Ramelow | O. Hölck | M. Dreissigacker
[1] Klaus-Dieter Lang,et al. Potential and challenges of fan-out panel level packaging , 2016, 2016 IEEE CPMT Symposium Japan (ICSJ).
[2] M. Brunnbauer,et al. Embedded Wafer Level Ball Grid Array (eWLB) , 2008, 2008 33rd IEEE/CPMT International Electronics Manufacturing Technology Conference (IEMT).
[3] Klaus-Dieter Lang,et al. Recent Developments in Panel Level Packaging , 2018, 2018 International Wafer Level Packaging Conference (IWLPC).
[4] Douglas Yu,et al. InFO (Wafer Level Integrated Fan-Out) Technology , 2016, 2016 IEEE 66th Electronic Components and Technology Conference (ECTC).
[5] Tim Olson. Transforming Electronic Interconnect , 2017 .
[6] Jerome Azemar,et al. Fan-Out Packaging: Technologies and market trends , 2017 .
[7] B. Keser,et al. The Redistributed Chip Package: A Breakthrough for Advanced Packaging , 2007, 2007 Proceedings 57th Electronic Components and Technology Conference.
[8] R. Aschenbrenner,et al. Panel Level Packaging - A View Along the Process Chain , 2018, 2018 IEEE 68th Electronic Components and Technology Conference (ECTC).
[9] John H. Lau,et al. Fan-Out Wafer-Level Packaging , 2018 .
[11] J. Bauer,et al. Large area compression molding for Fan-out Panel Level Packing , 2015, 2015 IEEE 65th Electronic Components and Technology Conference (ECTC).
[12] Kevin Huang,et al. Fine line fan out package on panel level , 2017, 2017 International Conference on Electronics Packaging (ICEP).