Dynamic power reduction in self-adaptive embedded systems through benchmark analysis

Discovering the most appropriate reconfiguration instants for improving performance and lowering power consumption is not a trivial problem. In this paper we show the benefit in terms of performance gain and power reduction of the dynamic adaptation (e.g., cache size, clock frequency, and core issue-width) of an embedded platform, through a design space exploration campaign, and focusing on a relevant case study. To this end, we analyze a set of benchmarks belonging to the embedded application domain with the aim of illustrating how the appropriate selection of reconfiguration instants can positively influence system performance and power consumption. Experimental results using the cjpeg benchmark show that power consumption can be reduced by an average of 22%. Our methodology can be used to create a set of run-time management policies for driving the adaptation process.

[1]  Thomas M. Conte,et al.  A Benchmark Characterization of the EEMBC Benchmark Suite , 2009, IEEE Micro.

[2]  Brad Calder,et al.  Detecting phases in parallel applications on shared memory architectures , 2006, Proceedings 20th IEEE International Parallel & Distributed Processing Symposium.

[3]  Paolo Prinetto,et al.  A FPGA-Based Reconfigurable Software Architecture for Highly Dependable Systems , 2009, 2009 Asian Test Symposium.

[4]  J. M. Orost THE BENCH++ BENCHMARK SUITE , 1998 .

[5]  Luigi Carro,et al.  Embedded reconfigurable architectures , 2012, CASES '12.

[6]  Trevor Mudge,et al.  MiBench: A free, commercially representative embedded benchmark suite , 2001 .

[7]  Cataldo Basile,et al.  FPGA-Based Remote-Code Integrity Verification of Programs in Distributed Embedded Systems , 2012, IEEE Transactions on Systems, Man, and Cybernetics, Part C (Applications and Reviews).

[8]  Avi Mendelson,et al.  TERAFLUX: Harnessing dataflow in next generation teradevices , 2014, Microprocess. Microsystems.

[9]  Rumi Zahir,et al.  The Medfield Smartphone: Intel Architecture in a Handheld Form Factor , 2013, IEEE Micro.

[10]  Sally A. McKee,et al.  A multi-pronged approach to benchmark characterization , 2010, 2010 IEEE International Conference On Cluster Computing Workshops and Posters (CLUSTER WORKSHOPS).

[11]  Luigi Carro,et al.  Simulating the future kilo-x86-64 core processors and their infrastructure , 2012, SpringSim.

[12]  David Eklov,et al.  Efficient software-based online phase classification , 2011, 2011 IEEE International Symposium on Workload Characterization (IISWC).

[13]  Luigi Carro,et al.  Early results from ERA — Embedded Reconfigurable Architectures , 2011, 2011 9th IEEE International Conference on Industrial Informatics.

[14]  Massimo Alioto,et al.  Exploiting locality to improve leakage reduction in embedded drowsy I-caches at same area/speed , 2010, Proceedings of 2010 IEEE International Symposium on Circuits and Systems.

[15]  Luigi Carro,et al.  ERA – Embedded Reconfigurable Architectures , 2011 .

[16]  Lieven Eeckhout,et al.  Microarchitecture-Independent Workload Characterization , 2007, IEEE Micro.