Crosstalk fault testing by the built‐in self‐test method with test points and phase shifters

With the progressive decreases in size and increases in the speed of VLSI, guaranteeing signal integrity has become important. This paper focuses on crosstalk as a factor responsible for the violation of signal integrity and proposes a method of testing for crosstalk faults. The built-in self-test (BIST) method, which can detect crosstalk faults by using an M-sequence of a linear feedback shift register (LFSR), has been proposed. But since the output of the LFSR is used unaltered as a random test pattern, an insufficient number of crosstalk pulses is excited and some faults escape detection. We therefore propose the use of a new testing circuit which increases the number of crosstalk pulses that are excited and makes possible the detection of faults that were previously undetectable. The new testing circuit uses test points and phase shifter circuits which can output sequences that have arbitrary delays from the M-sequence. In addition, by changing the simulation method, it also becomes applicable to large-scale circuits for which such simulations could not be used in the past. We evaluate the detection rate and area overhead for several benchmark circuits and show that the method is effective in detecting crosstalk faults. © 2004 Wiley Periodicals, Inc. Electron Comm Jpn Pt 3, 87(10): 54–65, 2004; Published online in Wiley InterScience (www.interscience.wiley.com). DOI 10.1002/ecjc.20108

[1]  Malgorzata Marek-Sadowska,et al.  Crosstalk in VLSI interconnections , 1999, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[2]  Kwang-Ting Cheng,et al.  An almost full-scan BIST solution-higher fault coverage and shorter test application time , 1998, Proceedings International Test Conference 1998 (IEEE Cat. No.98CH36270).

[3]  Masaaki Yamada,et al.  EMI-noise analysis under ASIC design environment , 2000, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[4]  Paul H. Bardell,et al.  Pseudorandom Arrays for Built-In Tests , 1986, IEEE Transactions on Computers.

[5]  Malgorzata Marek-Sadowska,et al.  Crosstalk reduction for VLSI , 1997, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[6]  Yervant Zorian,et al.  Integration of partial scan and built-in self-test , 1995, J. Electron. Test..

[7]  Xiaole Xu,et al.  An approach to the analysis and detection of crosstalk faults in digital VLSI circuits , 1994, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[8]  Melvin A. Breuer,et al.  Test generation in VLSI circuits for crosstalk noise , 1998, Proceedings International Test Conference 1998 (IEEE Cat. No.98CH36270).

[9]  T. W. Williams,et al.  Signal integrity problems in deep submicron arising from interconnects between cores , 1998, Proceedings. 16th IEEE VLSI Test Symposium (Cat. No.98TB100231).

[10]  Kozo Kinoshita,et al.  An algorithmic test generation method for crosstalk faults in synchronous sequential circuits , 1997, Proceedings Sixth Asian Test Symposium (ATS'97).

[11]  Melvin A. Breuer,et al.  Test generation for crosstalk-induced delay in integrated circuits , 1999, International Test Conference 1999. Proceedings (IEEE Cat. No.99CH37034).

[12]  Sujit Dey,et al.  Analysis of interconnect crosstalk defect coverage of test sets , 2000, Proceedings International Test Conference 2000 (IEEE Cat. No.00CH37159).

[13]  Antonio Rubio,et al.  An approach to crosstalk effect analysis and avoidance techniques in digital CMOS VLSI circuits , 1988 .

[14]  Melvin A. Breuer,et al.  Test generation for ground bounce in internal logic circuitry , 1999, Proceedings 17th IEEE VLSI Test Symposium (Cat. No.PR00146).

[15]  Samiha Mourad,et al.  Crosstalk in Deep Submicron DRAMs , 2000, MTDT.

[16]  Kwang-Ting Cheng,et al.  Analysis of performance impact caused by power supply noise in deep submicron devices , 1999, DAC '99.

[17]  Shoichi Masui,et al.  Experimental results and modeling techniques for substrate noise in mixed-signal integrated circuits , 1993 .

[18]  R. D. Blanton,et al.  Identification of crosstalk switch failures in domino CMOS circuits , 2000, Proceedings International Test Conference 2000 (IEEE Cat. No.00CH37159).

[19]  K. L. Shepard,et al.  Noise in deep submicron digital design , 1996, ICCAD 1996.

[20]  Janusz Rajski,et al.  Automated synthesis of phase shifters for built-in self-testapplications , 2000, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[21]  Paul H. Bardell,et al.  Design considerations for Parallel pseudoRandom Pattern Generators , 1990, J. Electron. Test..

[22]  Kozo Kinoshita,et al.  A fault simulation method for crosstalk faults in synchronous sequential circuits , 1996, Proceedings of Annual Symposium on Fault Tolerant Computing.