Prediction of Trap Occupancy for Random Telegraph Noise Under Complex Waveforms

In this letter, an occupancy probability prediction (OPP) model is proposed for predicting the trap occupation states of random telegraph noise (RTN) under complex gate bias waveforms. This compact model is developed based on the random charging/discharging behaviors. It is verified by both theoretical simulations and experimental results. The model enables one to evaluate the state of each trap at any time under arbitrary bias, which is helpful for analyzing and simulating the trap-related reliability and variability issues in circuits.

[1]  K. Eikyu,et al.  Application of a statistical compact model for Random Telegraph Noise to scaled-SRAM Vmin analysis , 2010, 2010 Symposium on VLSI Technology.

[2]  K. Takeuchi,et al.  Statistical characterization of trap position, energy, amplitude and time constants by RTN measurement of multiple individual traps , 2010, 2010 International Electron Devices Meeting.

[3]  M. J. Kirton,et al.  Noise in solid-state microstructures: A new perspective on individual defects, interface states and low-frequency (1/ƒ) noise , 1989 .

[4]  Ru Huang,et al.  Too Noisy at the Bottom? —Random Telegraph Noise (RTN) in Advanced Logic Devices and Circuits , 2018, 2018 IEEE International Electron Devices Meeting (IEDM).

[5]  Ru Huang,et al.  Deep understanding of AC RTN in MuGFETs through new characterization method and impacts on logic circuits , 2013, 2013 Symposium on VLSI Technology.

[6]  Ru Huang,et al.  A unified approach for trap-aware device/circuit co-design in nanoscale CMOS technology , 2013, 2013 IEEE International Electron Devices Meeting.

[7]  Zhigang Ji,et al.  Design for reliability with the advanced integrated circuit (IC) technology: challenges and opportunities , 2019, Science China Information Sciences.

[8]  Yu Cao,et al.  Compact Modeling of Statistical BTI Under Trapping/Detrapping , 2013, IEEE Transactions on Electron Devices.

[9]  D. Frank,et al.  Increasing threshold voltage variation due to random telegraph noise in FETs as gate lengths scale to 20 nm , 2006, 2009 Symposium on VLSI Technology.

[10]  K. Takeuchi,et al.  Single-charge-based modeling of transistor characteristics fluctuations based on statistical measurement of RTN amplitude , 2006, 2009 Symposium on VLSI Technology.

[11]  Tibor Grasser,et al.  Stochastic charge trapping in oxides: From random telegraph noise to bias temperature instabilities , 2012, Microelectron. Reliab..

[12]  Yangyuan Wang,et al.  Investigation on NBTI-induced dynamic variability in nanoscale CMOS devices: Modeling, experimental evidence, and impact on circuits , 2018, Microelectron. Reliab..

[13]  Ru Huang,et al.  Impacts of Random Telegraph Noise (RTN) on Digital Circuits , 2015, IEEE Transactions on Electron Devices.

[14]  T. Grasser,et al.  Statistics of Multiple Trapped Charges in the Gate Oxide of Deeply Scaled MOSFET Devices—Application to NBTI , 2010, IEEE Electron Device Letters.