Multilevel logic synthesis based on functional decision diagrams

The authors introduce an efficient data structure for Boolean function representation and present a new algorithm for the synthesis of multilevel logic. Other algorithms represent Boolean functions in the operational domain using Sum-of-Products representations. The authors prefer the synthesis in the functional domain using the less complex Reed-Muller Expansion. The algorithm bases on a new efficient representation, the so-called functional decision diagrams, which are herewith presented. The authors implemented this algorithm, the results are encouraging.<<ETX>>

[1]  D. Varma,et al.  Computation of Reed-Muller expansions of incompletely specified Boolean functions from reduced representations , 1991 .

[2]  Jonathan Rose,et al.  Architecture of field-programmable gate arrays: the effect of logic block functionality on area efficiency , 1990 .

[3]  David E. Muller,et al.  Application of Boolean algebra to switching circuit design and to error detection , 1954, Trans. I R E Prof. Group Electron. Comput..

[4]  Randal E. Bryant,et al.  Graph-Based Algorithms for Boolean Function Manipulation , 1986, IEEE Transactions on Computers.

[5]  Irving S. Reed,et al.  A class of multiple-error-correcting codes and the decoding scheme , 1954, Trans. IRE Prof. Group Inf. Theory.

[6]  D. H. Green,et al.  Adaptive-logic trees for use in multilevel-circuit design , 1969 .

[7]  S. M Reddy,et al.  Easily testable realizations for logic functions , 1973 .

[8]  SUDHAKAR M. REDDY,et al.  Easily Testable Realizations ror Logic Functions , 1972, IEEE Transactions on Computers.

[9]  Masahiro Fujita,et al.  Multi-level logic optimization using binary decision diagrams , 1989, 1989 IEEE International Conference on Computer-Aided Design. Digest of Technical Papers.

[10]  J. M. Saul An improved algorithm for the minimization of mixed polarity Reed-Muller representations , 1990, Proceedings., 1990 IEEE International Conference on Computer Design: VLSI in Computers and Processors.

[11]  D. H. Green,et al.  Synthesis procedures for switching circuits represented Reed-Muller form over a finite field , 1978 .

[12]  Robert K. Brayton,et al.  MIS: A Multiple-Level Logic Optimization System , 1987, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[13]  Robert K. Brayton,et al.  Multilevel logic synthesis , 1990, Proc. IEEE.

[14]  Tsutomu Sasao,et al.  On the complexity of mod-2l sum PLA's , 1990 .