Reliability investigation of T-RAM cells for DRAM applications

In this work, we present a reliability investigation of T-RAM cells, considering their read failure, data retention and endurance. Experimental results on decananometer devices reveal a successful cell operation solving the voltage trade-off for optimal performance on state-0 and state-1, whose origin is explained by clear pictures of the physical processes giving rise to read failure and limiting data retention. Moreover, endurance results appear very promising, with cell functionality preserved up to very high cycling doses.

[1]  Andrea L. Lacaita,et al.  Dynamic Analysis of Current-Voltage Characteristics of Nanoscale Gated-Thyristors , 2013, IEEE Electron Device Letters.

[2]  F. Nemati,et al.  A novel thyristor-based SRAM cell (T-RAM) for high-speed, low-voltage, giga-scale memories , 1999, International Electron Devices Meeting 1999. Technical Digest (Cat. No.99CH36318).

[3]  U. E. Avci,et al.  Floating-Body Diode—A Novel DRAM Device , 2012, IEEE Electron Device Letters.

[4]  Rajesh Gupta,et al.  32nm high-density high-speed T-RAM embedded memory technology , 2010, 2010 International Electron Devices Meeting.

[5]  A. Zaslavsky,et al.  A Compact Capacitor-Less High-Speed DRAM Using Field Effect-Controlled Charge Regeneration , 2012, IEEE Electron Device Letters.

[6]  F. Nemati,et al.  A novel capacitor-less DRAM cell using thin capacitively-coupled thyristor (TCCT) , 2005, IEEE InternationalElectron Devices Meeting, 2005. IEDM Technical Digest..