论文信息 - Novel RNS structures for the moduli set (2 n −1, 2 n , 2 n +1)

Novel RNS structures for the moduli set (2 n −1, 2 n , 2 n +1)

Abstract In this paper, new architectures for fast and efficient conversions from the weighted binary numbers to their 3-moduli (2 n − 1, 2 n , 2 n + 1) residue number representation and vice versa is described. The converters are realised using carry save arithmetic and a novel modulo adder. The new adder is based on generating the carry-out bit first and feeding it forward as carry-in to perform modulo reduction. Since the choice of the adder is critical, the CLA adder which has the best performance when compared with other adders is used. An RNS multiplier for the same moduli set using the carry save scheme and the modulo adder is also described. Also, in this paper an RNS FIR filter based on the carry save arithmetic and the new modulo multiplier is presented. Comparison with existing designs has shown that the new designs based on the new modulo adder and the carry save arithmetic are much faster and have much less hardware than the existing structures.

Amar Aggoun | A. Ashur | M. K. Ibrahim | A. Aggoun | A. Ashur

[1] J. McClellan,et al. Hardware realization of a Fermat number transform , 1976 .

[2] Paul M. Chau,et al. Vlsi Signal Processing II , 1986 .

[3] A. Dhurkadas. Comments on "An efficient residue to binary converter design" by K.M. Ibrahim and S.N. Saloum , 1990 .

[4] S. Kung,et al. VLSI Array processors , 1985, IEEE ASSP Magazine.

[5] Michael A. Soderstrand,et al. Residue number system arithmetic: modern applications in digital signal processing , 1986 .

[6] Guoan Bi,et al. Fast conversion between binary and residue numbers , 1988 .

[7] S. Andraos,et al. A new efficient memoryless residue to binary converter , 1988 .

[8] A. Hiasat,et al. New memoryless, mod (2n±1) residue multiplier , 1992 .

[9] Earl E. Swartzlander,et al. Optimizing Arithmetic Elements For Signal Processing , 1992, Workshop on VLSI Signal Processing.

[10] Richard I. Tanaka,et al. Residue arithmetic and its applications to computer technology , 1967 .

[11] Salam N. Saloum,et al. An efficient residue to binary converter design , 1988 .

[12] Earl E. Swartzlander,et al. Optimizing adders for WSI , 1992, [1992] Proceedings International Conference on Wafer Scale Integration.

[13] Fred J. Taylor,et al. A VLSI Residue Arithmetic Multiplier , 1982, IEEE Transactions on Computers.