Challenging the limits of FFT performance on FPGAs (Invited paper)

This paper analyzes the limits of FFT performance on FPGAs. For this purpose, a FFT generation tool has been developed. This tool is highly parameterizable and allows for generating FFTs with different FFT sizes and amount of parallelization. Experimental results for FFT sizes from 16 to 65536, and 4 to 64 parallel samples have been obtained. They show that even the largest FFT architectures fit well in today's FPGAs, achieving throughput rates from several GSamples/s to tens of GSamples/s.

[1]  Alan V. Oppenheim,et al.  Discrete-Time Signal Pro-cessing , 1989 .

[2]  M. Lopez-Vallejo,et al.  Implementing FFT-based digital channelized receivers on FPGA platforms , 2008, IEEE Transactions on Aerospace and Electronic Systems.

[3]  Shaik Mahmed.  A 16-Core Processor with Shared-Memory and Message-Passing Communications , 2015 .

[4]  Pei-Yun Tsai,et al.  A Generalized Conflict-Free Memory Addressing Scheme for Continuous-Flow Parallel-Processing FFT Processors With Rescheduling , 2011, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[5]  Jesús Grajal,et al.  Pipelined Radix-$2^{k}$ Feedforward FFT Architectures , 2013, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[6]  J. F. Sevillano,et al.  Radix $r^{k} $ FFTs: Matricial Representation and SDC/SDF Pipeline Implementation , 2009, IEEE Transactions on Signal Processing.

[7]  Shousheng He,et al.  Design and implementation of a 1024-point pipeline FFT processor , 1998, Proceedings of the IEEE 1998 Custom Integrated Circuits Conference (Cat. No.98CH36143).

[8]  Jari Nurmi,et al.  Implementation and benchmarking of FFT algorithms on multicore platforms , 2010, 2010 International Symposium on System on Chip.

[9]  J. Tukey,et al.  An algorithm for the machine calculation of complex Fourier series , 1965 .

[10]  Liang Yang,et al.  An efficient locally pipelined FFT processor , 2006, IEEE Transactions on Circuits and Systems II: Express Briefs.

[11]  Franz Franchetti,et al.  Computer Generation of Hardware for Linear Digital Signal Processing Transforms , 2012, TODE.

[12]  Song-Nien Tang,et al.  A 2.4-GS/s FFT Processor for OFDM-Based WPAN Applications , 2010, IEEE Transactions on Circuits and Systems II: Express Briefs.

[13]  Hanho Lee,et al.  A High-Speed Low-Complexity Modified ${\rm Radix}-2^{5}$ FFT Processor for High Rate WPAN Applications , 2013, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[14]  Chao-Ming Chen,et al.  An Energy-Efficient Partial FFT Processor for the OFDMA Communication System , 2010, IEEE Transactions on Circuits and Systems II: Express Briefs.

[15]  Shang-Ho Tsai,et al.  MDC FFT/IFFT Processor With Variable Length for MIMO-OFDM Systems , 2013, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.