Body-bias compensation technique for subthreshold CMOS static logic gates

This paper analyzes the performance of the conventional CMOS inverter, NAND-2 and NOR-2 static logic gates operating in the subthreshold region. The dependence of the drain currents on the process parameters can give rise to drive currents of NMOS and PMOS transistors that differ by an order of magnitude or even more. To compensate for this difference in currents, we propose three bias circuits in single-well processes that adjust the body voltage. Computer simulations using the AMS 0.8 /spl mu/m technology and the BSIM3v3 model were carried out to assess the compensation technique. A test chip was fabricated in both AMIS 1.5 /spl mu/m and TSMC0.35 /spl mu/m to further validate the proposal.

[1]  Y. Tsividis.  Operation and modeling of the MOS transistor , 1987 .

[2]  E. Nowak,et al.  Low-power CMOS at Vdd = 4kT/q , 2001, Device Research Conference. Conference Digest (Cat. No.01TH8561).

[3]  Kaushik Roy,et al.  Ultra-low power digital subthreshold logic circuits , 1999, Proceedings. 1999 International Symposium on Low Power Electronics and Design (Cat. No.99TH8477).

[4]  Kaushik Roy,et al.  Sub-Domino logic: ultra-low power dynamic sub-threshold digital logic , 2001, VLSI Design 2001. Fourteenth International Conference on VLSI Design.

[5]  Lynn Conway,et al.  Introduction to VLSI systems , 1978 .

[6]  B. M. Gordon,et al.  Supply and threshold voltage scaling for low power CMOS , 1997, IEEE J. Solid State Circuits.

[7]  Roberto Guerrieri,et al.  A low-power, voice-controlled, H.263 video decoder for portable applications , 1998 .

[8]  Rajeevan Amirtharajah,et al.  Self-powered signal processing using vibration-based power generation , 1998, IEEE J. Solid State Circuits.