60 GHz compact low noise amplifier in 65 nm CMOS

A single-ended low noise amplifier in 65 nm CMOS for applications at 60 GHz is presented. Its measured gain and noise figure at the centre frequency of 57 GHz are 19.1 dB and 5.5 dB, respectively, and it provides wideband matching. Transistors in the design have an asymmetrically fingered layout which reduces parasitic capacitances while simultaneously allowing for higher channel current densities.

[1]  B. Heydari,et al.  A 60-GHz 90-nm CMOS cascode amplifier with interstage matching , 2007, 2007 European Microwave Integrated Circuit Conference.

[2]  Ali Hajimiri,et al.  Capacity limits and matching properties of integrated capacitors , 2002, IEEE J. Solid State Circuits.

[3]  M. Sherony,et al.  65nm cmos technology for low power applications , 2005, IEEE InternationalElectron Devices Meeting, 2005. IEDM Technical Digest..

[4]  M. Tiebout,et al.  Improved RF-performance of sub-micron CMOS transistors by asymmetrically fingered device layout , 2008, 2008 IEEE Radio Frequency Integrated Circuits Symposium.