Testing High-Resolution ADCs With Low-Resolution/Accuracy Deterministic Dynamic Element Matched DACs

This paper presents a deterministic dynamic element matching (DDEM) approach, which is applied to low-precision digital-to-analog converters (DACs) to generate uniformly spaced voltage samples for analog-to-digital converter (ADC) testing. Theoretical analysis is provided to show the test performance using this DDEM DAC. Both simulation results and experimental results from a fabricated DDEM DAC are presented to verify the performance. The ADC testing performance, by using an 8-bit DDEM DAC (linearity less than 5 bits without DDEM), is comparable to the best results reported in the literature using on-chip linear ramp generators. The DDEM technique offers great potential for use in both production test and built-in-self-test (BIST) environments.

[1]  Ian Galton,et al.  A Low-Complexity Dynamic Element Matching DAC for Direct Digital Synthesis , 1998 .

[2]  L. R. Carley,et al.  A noise-shaping coder topology for 15+ bit converters , 1989 .

[3]  Degang Chen,et al.  Linearity testing of precision analog-to-digital converters using stationary nonlinear inputs , 2003, International Test Conference, 2003. Proceedings. ITC 2003..

[4]  Degang Chen,et al.  A blind identification approach to digital calibration of analog-to-digital converters for built-in-self-test , 2002, 2002 IEEE International Symposium on Circuits and Systems. Proceedings (Cat. No.02CH37353).

[5]  Ian Galton,et al.  An analysis of the partial randomization dynamic element matching technique , 1998 .

[6]  Edgar Sanchez-Sinencio,et al.  On-chip ramp generators for mixed-signal BIST and ADC self-test , 2003, IEEE J. Solid State Circuits.

[7]  Michel Renovell,et al.  A high accuracy triangle-wave signal generator for on-chip ADC testing , 2002, Proceedings The Seventh IEEE European Test Workshop.

[8]  Bozena Kaminska,et al.  Oscillation built-in self test (OBIST) scheme for functional and structural testing of analog and mixed-signal integrated circuits , 1997, Proceedings International Test Conference 1997.

[9]  Hanjun Jiang,et al.  Parameter optimization of deterministic dynamic element matching DACs for accurate and cost-effective ADC testing , 2004, 2004 IEEE International Symposium on Circuits and Systems (IEEE Cat. No.04CH37512).

[10]  Rudy J. van de Plassche,et al.  Dynamic element matching for high-accuracy monolithic D/A converters , 1976 .

[11]  Jan M. Rabaey,et al.  Digital Integrated Circuits: A Design Perspective , 1995 .

[12]  E. Sanchez-Sinencio,et al.  Very linear ramp-generators for high resolution ADC BIST and calibration , 2000, Proceedings of the 43rd IEEE Midwest Symposium on Circuits and Systems (Cat.No.CH37144).

[13]  Michel Renovell,et al.  Towards an ADC BIST scheme using the histogram test technique , 2000, Proceedings IEEE European Test Workshop.

[14]  Hanjun Jiang,et al.  Testing high resolution ADCs using deterministic dynamic element matching , 2004, 2004 IEEE International Symposium on Circuits and Systems (IEEE Cat. No.04CH37512).

[15]  R. Baird,et al.  Linearity enhancement of multibit /spl Delta//spl Sigma/ A/D and D/A converters using data weighted averaging , 1995 .

[16]  T.S. Fiez,et al.  A 14-bit current-mode /spl Sigma//spl Delta/ DAC based upon rotated data weighted averaging , 2000, IEEE Journal of Solid-State Circuits.

[17]  Degang Chen,et al.  BIST and production testing of ADCs using imprecise stimulus , 2003, TODE.

[18]  Gordon W. Roberts,et al.  Signal generation using periodic single and multi-bit sigma-delta modulated streams , 1997, Proceedings International Test Conference 1997.

[19]  Degang Chen,et al.  A modified histogram approach for accurate self-characterization of analog-to-digital converters , 2002, 2002 IEEE International Symposium on Circuits and Systems. Proceedings (Cat. No.02CH37353).

[20]  David A. Johns,et al.  Analog Integrated Circuit Design , 1996 .