A model of interprocessor communication for parallel image processing
暂无分享,去创建一个
[1] T. J. Fountain,et al. A cellular logic array for image processing , 1973, Pattern Recognit..
[2] Masatsugu Kidode,et al. Design of local parallel pattern processor for image processing , 1899, AFIPS National Computer Conference.
[3] Daniel M. Dias,et al. Analysis and Simulation of Buffered Delta Networks , 1981, IEEE Transactions on Computers.
[4] Mark A. Franklin,et al. VLSI Performance Comparison of Banyan and Crossbar Communications Networks , 1981, IEEE Transactions on Computers.
[5] W. Becher,et al. The Communications Computer Hardware of the MERIT Computer Network , 1972, IEEE Trans. Commun..
[6] Tse-Yun Feng,et al. On a Class of Multistage Interconnection Networks , 1980, IEEE Transactions on Computers.
[7] Duncan H. Lawrie,et al. Access and Alignment of Data in an Array Processor , 1975, IEEE Transactions on Computers.
[8] Kenneth E. Batcher,et al. Design of a Massively Parallel Processor , 1980, IEEE Transactions on Computers.
[9] Howard Jay Siegel,et al. PASM: A Partitionable SIMD/MIMD System for Image Processing and Pattern Recognition , 1981, IEEE Transactions on Computers.
[10] Leslie G. Valiant,et al. A fast parallel algorithm for routing in permutation networks , 1981, IEEE Transactions on Computers.
[11] Svetlana P. Kartashev,et al. Problems of Designing Supersystems with Dynamic Architectures , 1980, IEEE Transactions on Computers.
[12] Howard Jay Siegel,et al. Study of multistage SIMD interconnection networks , 1978, ISCA '78.
[13] Karl N. Levitt,et al. Cellular arrays for the solution of graph problems , 1972, Commun. ACM.
[14] H. T. Kung,et al. Sorting on a mesh-connected parallel computer , 1977, CACM.
[15] Leslie G. Valiant,et al. Universality considerations in VLSI circuits , 1981, IEEE Transactions on Computers.