A low power full accuracy MPEG1 audio layer III (MP3) decoder with on-chip data converters

A low power full accuracy MPEG1 audio layer 3 (MP3) decoder with on-chip data converters is proposed. The chip is composed of a digital block to implement MP3 decoding and voice compression/decompression algorithm, 12-bit recycling type A/D converter, and an oversampling /spl Delta//spl Sigma/ 1-bit D/A converter. An efficient power management technique is implemented to reduce power consumption for portable applications. The proposed decoder has been fabricated with a 4 metal 0.35 /spl mu/m CMOS technology and the chip area is about 6.4/spl times/6.7 mm/sup 2/ with 165 mW power dissipation at 2.7 V power supply.

[1]  Tomohiro Hase,et al.  Fast MPEG-audio layer III algorithm for a 32-bit MCU , 1999, 1999 Digest of Technical Papers. International Conference on Consumer Electronics (Cat. No.99CH36277).

[2]  L. Bergher,et al.  MPEG audio decoder for consumer applications , 1995, Proceedings of the IEEE 1995 Custom Integrated Circuits Conference.

[3]  Liang-Gee Chen,et al.  An MPEG audio decoder chip , 1995 .

[4]  K. Anandakumar,et al.  Real-time MPEG-1 audio coding and decoding on a DSP chip , 1997 .