Buried Interconnects for Sub-5 nm SRAM Design