A Low-Cost Sensor for Aging and Late Transitions Detection in Modern FPGAs

Transistor aging due to Negative Bias Temperature Instability (NBTI) and Hot Carrier Injection (HCI) is a major reliability issue for aggressive device downscaling at nanoscale. State-of-the-art FPGA chips, which use most recent CMOS technologies and smallest feature sizes to meet high performance demands, are at the front line to face this problem. In this paper, we present the design and mapping of a low-cost logic level aging sensor for FPGA-based designs. The mapping of this sensor is designed to provide controlled sensitivity, ranging from a warning sensor to late transition detector. The functionality of the sensor has been verified on a Virtex5-based board. Area, delay, and power overhead of a set of sensors mapped for most aging-critical paths of representative designs are very modest. (~=1.3% area, ~= 1.6% performance, and ~= 1.5% power overhead).

[1]  Stephan Henzler,et al.  In-Situ Delay Characterization and Local Supply Voltage Adjustment for Compensation of Local Parametric Variations , 2007, IEEE Journal of Solid-State Circuits.

[2]  Peter Y. K. Cheung,et al.  Degradation Analysis and Mitigation in FPGAs , 2010, 2010 International Conference on Field Programmable Logic and Applications.

[3]  Josep Torrellas,et al.  Facelift: Hiding and slowing down aging in multicores , 2008, 2008 41st IEEE/ACM International Symposium on Microarchitecture.

[4]  Xiaoqing Wen,et al.  On estimation of NBTI-Induced delay degradation , 2010, 2010 15th IEEE European Test Symposium.

[5]  Shekhar Y. Borkar,et al.  Design perspectives on 22nm CMOS and beyond , 2009, 2009 46th ACM/IEEE Design Automation Conference.

[6]  John P. Hayes,et al.  On-line sensing for healthier FPGA systems , 2010, FPGA '10.

[7]  K.A. Bowman,et al.  Energy-Efficient and Metastability-Immune Resilient Circuits for Dynamic Variation Tolerance , 2009, IEEE Journal of Solid-State Circuits.

[8]  Abdulazim Amouri,et al.  General methodology for mapping iterative approximation algorithms to adaptive dynamically partially reconfigurable systems , 2009, 2009 International Conference on Field Programmable Logic and Applications.

[9]  Shekhar Y. Borkar,et al.  Tackling variability and reliability challenges , 2006, IEEE Des. Test Comput..

[10]  E. Takeda,et al.  An empirical model for device degradation due to hot-carrier injection , 1983, IEEE Electron Device Letters.

[11]  Narayanan Vijaykrishnan,et al.  Thermal-aware reliability analysis for Platform FPGAs , 2008, 2008 IEEE/ACM International Conference on Computer-Aided Design.

[12]  David Blaauw,et al.  Razor: A Low-Power Pipeline Based on Circuit-Level Timing Speculation , 2003, MICRO.

[13]  Yu Cao,et al.  The Impact of NBTI Effect on Combinational Circuit: Modeling, Simulation, and Analysis , 2010, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[14]  Cecilia Metra,et al.  Novel low-cost aging sensor , 2010, CF '10.

[15]  Sani R. Nassif,et al.  High Performance CMOS Variability in the 65nm Regime and Beyond , 2006, 2007 IEEE International Electron Devices Meeting.

[16]  Coniferous softwood.  GENERAL TERMS , 2003 .

[17]  Xiaofei Wang,et al.  On-chip reliability monitors for measuring circuit degradation , 2010, Microelectron. Reliab..

[18]  Kaushik Roy,et al.  Reliability Implications of Bias-Temperature Instability in Digital ICs , 2009, IEEE Design & Test of Computers.

[19]  Narayanan Vijaykrishnan,et al.  FLAW: FPGA lifetime awareness , 2006, 2006 43rd ACM/IEEE Design Automation Conference.

[20]  Charles E. Stroud,et al.  BIST-Based Delay-Fault Testing in FPGAs , 2003, J. Electron. Test..

[21]  Toshinori Sato,et al.  A Simple Flip-Flop Circuit for Typical-Case Designs for DFM , 2007, 8th International Symposium on Quality Electronic Design (ISQED'07).

[22]  Peter Y. K. Cheung,et al.  Degradation in FPGAs: measurement and modelling , 2010, FPGA '10.

[23]  Hiroshi Iwai.  Technology roadmap for 22nm and beyond , 2009, 2009 2nd International Workshop on Electron Devices and Semiconductor Technology.

[24]  David M. Bull,et al.  RazorII: In Situ Error Detection and Correction for PVT and SER Tolerance , 2009, IEEE Journal of Solid-State Circuits.