Radiation sensitivity of junctionless double-gate 6T SRAM cells investigated by 3-D numerical simulation

The Junctionless Double-Gate (JL-DGFET) technology is potentially interesting for future ultra-scaled devices, due to the simplified manufacturing process and reduced leakage currents. In this work, we investigate, for the first time, the sensitivity to radiation of 6T SRAM cells built up of JL-DGFETs. A detailed comparison with SRAMs based on inversion-mode devices (FDSOI and IM-DGFET) is performed. Our simulations indicate that JL-DGFET SRAMs are naturally more immune to radiation than FDSOI SRAMs, but more sensitive to radiation than IM-DGFET SRAMs. (C) 2014 Elsevier Ltd. All rights reserved.

[1]  Daniela Munteanu,et al.  3-D Numerical Simulation of Bipolar Amplification in Junctionless Double-Gate MOSFETs Under Heavy-Ion Irradiation , 2011, IEEE Transactions on Nuclear Science.

[2]  J. Autran,et al.  Two-dimensional modeling of quantum ballistic transport in ultimate double-gate SOI devices , 2003 .

[3]  Arvind Kumar,et al.  Silicon CMOS devices beyond scaling , 2006, IBM J. Res. Dev..

[4]  Marty R. Shaneyfelt,et al.  Charge collection by capacitive influence through isolation oxides , 2003 .

[5]  D. Munteanu,et al.  3-D Simulation Analysis of Bipolar Amplification in Planar Double-Gate and FinFET With Independent Gates , 2009, IEEE Transactions on Nuclear Science.

[6]  D. Munteanu,et al.  3D Quantum Numerical Simulation of Single-Event Transients in Multiple-Gate Nanowire MOSFETs , 2007, IEEE Transactions on Nuclear Science.

[7]  D. Munteanu,et al.  Modeling and Simulation of Single-Event Effects in Digital Devices and ICs , 2008, IEEE Transactions on Nuclear Science.

[8]  Robert Ecoffet,et al.  Determination of key parameters for SEU occurrence using 3-D full cell SRAM simulations , 1999 .

[9]  Chi-Woo Lee,et al.  Reduced electric field in junctionless transistors , 2010 .

[10]  Adrian M. Ionescu,et al.  Modeling of drain current overshoot and recombination lifetime extraction in floating-body submicron SOI MOSFETs , 2002 .

[11]  D. Bouvet,et al.  Transient Off-Current in Junctionless FETs , 2013, IEEE Transactions on Electron Devices.

[12]  Jean-Pierre Colinge,et al.  Multiple-gate SOI MOSFETs: device design guidelines , 2002 .

[13]  Chi-Woo Lee,et al.  Junctionless multigate field-effect transistor , 2009 .

[14]  Marty R. Shaneyfelt,et al.  Analysis of heavy-ion induced charge collection mechanisms in SOI circuits , 2004 .

[15]  S. Deleonibus,et al.  Experimental Investigation on the Quasi-Ballistic Transport: Part II—Backscattering Coefficient Extraction and Link With the Mobility , 2009, IEEE Transactions on Electron Devices.

[16]  Daniela Munteanu,et al.  Quantum short-channel compact model for the threshold voltage in double-gate MOSFETs with high-permittivitty gate dielectrics , 2005 .

[17]  M. Vinet,et al.  Bonded planar double-metal-gate NMOS transistors down to 10 nm , 2005, IEEE Electron Device Letters.

[18]  D. Delille,et al.  Poly-gate replacement through contact hole (PRETCH): a new method for high-k/metal gate and multi-oxide implementation on chip , 2004, IEDM Technical Digest. IEEE International Electron Devices Meeting, 2004..

[19]  Claude Marcandella,et al.  Characterization of the parasitic bipolar amplification in SOI technologies submitted to transient irradiation , 2002 .

[20]  Sorin Cristoloveanu,et al.  Generation-recombination transient effects in partially depleted SOI transistors: systematic experiments and simulations , 1998 .

[21]  D. Hisamoto.  FD/DG-SOI MOSFET-a viable approach to overcoming the device scaling limit , 2001, International Electron Devices Meeting. Technical Digest (Cat. No.01CH37224).

[22]  Thomas Skotnicki,et al.  Compact model of the quantum short-channel threshold voltage in symmetric Double-Gate MOSFET , 2005 .

[23]  Abhinav Kranti,et al.  Single transistor latch phenomenon in junctionless transistors , 2013 .

[24]  T. Skotnicki,et al.  Electrical characterization and modelling of high-performance SON DG MOSFETs , 2004, Proceedings of the 30th European Solid-State Circuits Conference (IEEE Cat. No.04EX850).

[25]  D. Munteanu,et al.  Impact of Ballistic and Quasi-Ballistic Transport on Performances of Double-Gate MOSFET-Based Circuits , 2008, IEEE Transactions on Electron Devices.

[26]  O. Faynot,et al.  Investigation of Quantum Effects in Ultra-Thin Body Single- and Double-Gate Devices Submitted to Heavy Ion Irradiation , 2006, IEEE Transactions on Nuclear Science.

[27]  Jyi-Tsong Lin,et al.  High-performance ultra-low power junctionless nanowire FET on SOI substrate in subthreshold logic application , 2010, 2010 IEEE International SOI Conference (SOI).

[28]  Sorin Cristoloveanu,et al.  Investigation of SOI MOSFETs with ultimate thickness , 1999 .

[29]  Chi-Woo Lee,et al.  Nanowire transistors without junctions. , 2010, Nature nanotechnology.

[30]  Daniela Munteanu,et al.  Simulation of electron transport in nanoscale independent-gate Double-Gate devices using a full 2D Green's function approach , 2008 .

[31]  L. Tosti,et al.  Charge enhancement effect in NMOS bulk transistors induced by heavy ion Irradiation-comparison with SOI , 2004, IEEE Transactions on Nuclear Science.

[32]  Jean-Pierre Colinge,et al.  Multi-gate SOI MOSFETs , 2007 .

[33]  Chi-Woo Lee,et al.  High-Temperature Performance of Silicon Junctionless MOSFETs , 2010, IEEE Transactions on Electron Devices.

[34]  A. Kranti,et al.  Junctionless nanowire transistor (JNT): Properties and design guidelines , 2010, 2010 Proceedings of the European Solid State Device Research Conference.

[35]  S. Decoutere,et al.  Impact of technology scaling on the input and output features of RF-MOSFETs: effects and modeling , 2003, ESSDERC '03. 33rd Conference on European Solid-State Device Research, 2003..

[36]  G. Le Carval,et al.  Experimental determination of the channel backscattering coefficient on 10–70 nm-metal-gate Double-Gate transistors , 2007 .

[37]  Mohammad Sharifkhani,et al.  An Analytical Model for Soft Error Critical Charge of Nanometric SRAMs , 2009, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.