MOVIE: a building block for the design of real time simulator of moving pictures compression algorithms

This paper shows how a real-time simulator of moving pictures compression algorithms can be rapidly assembled using a basic building block, here called MOVIE (MOdule for Video Experimentation). The internal architecture of the MOVIE VLSI chip can be compared to a small systolic machine made of a 32-bit I/O processor, a reduced linear array of 16-bit computation processors and data video input/output mechanisms. Externally, the chip is provided with four 16-bit bidirectional data ports and three 16-bit bidirectional data video port. Several MOVIE chips can be easily clustered to allow the size of the linear array of computation processors to be increased. The MOVIE chip is fully programmable in a high level language in order to make program developments easier.

[1]  Detlef Müller,et al.  An array processor approach for low bit rate video coding , 1989, Signal Process. Image Commun..

[2]  David N. Chin,et al.  The Princeton Engine: a real-time video system simulator , 1988 .

[3]  Pedro Assuncao,et al.  Parallel architecture for real-time video communications , 1990, Other Conferences.

[4]  Takao Nishitani,et al.  A real-time video signal processor suitable for motion picture coding applications , 1989 .

[5]  Didier Le Gall,et al.  MPEG: a video compression standard for multimedia applications , 1991, CACM.

[6]  Dominique Lavenier,et al.  RELACS for systolic programming , 1993, Proceedings of International Conference on Application Specific Array Processors (ASAP '93).

[7]  François Charot,et al.  From Equations to Hardware. Towards the Systematic Mapping of Algorithms onto Parallel Architectures , 1994, Int. J. Pattern Recognit. Artif. Intell..

[8]  Patrice Frison,et al.  MICSMACS: a VLSI programmable systolic architecture , 1990 .

[9]  Tokumichi Murakami,et al.  A DSP architectural design for low bit-rate motion video codec , 1989 .

[10]  Christian Bouville,et al.  Real-time testbed for MPEG-1 video compression , 1993, Other Conferences.

[11]  Toshihiro Minami,et al.  A 300-MOPS Video Signal Processor With A Parallel Architecture , 1991 .

[12]  A.H.M. van Roermund,et al.  A general-purpose programmable video signal processor , 1989 .

[13]  Atul Puri,et al.  Video coding using the MPEG-2 compression standard , 1993, Other Conferences.

[14]  From Equations to Hardware: Towards Systematic Mapping of Algorithms onto Parallel Architectures , 1992, ICPIA.

[15]  Christopher W. Fraser,et al.  A Retargetable C Compiler: Design and Implementation , 1995 .