Power efficient synchronous counter design

Abstract The Performance of any VLSI circuit depends on its design architecture, which optimizes power and provides high reliability. To design any circuit with low power, power optimization of circuit at different levels is needed. Most of the system level architectures consists of sequential circuits, design of these circuits plays an pivotal role in reducing overall power of the system. Counters are basic building blocks in many VLSI applications such as timers, memories, ADCs/DACs, frequency dividers etc. It is observed that design of counters has power overhead because of requirement of high power consumption for the clock signal distribution and undesired activity of flip-flops due to presence of clocks. In this brief, we propose a power efficient design of synchronous counters that reduces the power consumption due to clock distribution for different flip-flops and offers high reliability. The proposed counter design is evaluated and analyzed in terms of power in a standard 45 nm CMOS technology in CADENCE and also evaluated in Synopsys Design Compiler and IC Compiler for ASIC (Application Specific Integrated Circuit) synthesis results. The proposed counter design has lower power requirement and power-area product than existing counter architectures and the power reduction is more significant for wide-bit counters.

[1]  Jong-Seok Kim,et al.  Low-power counter for column-parallel CMOS image sensors , 2016, 2016 IEEE Asia Pacific Conference on Circuits and Systems (APCCAS).

[2]  Stephen H. Unger,et al.  Double-Edge-Triggered Flip-Flops , 1981, IEEE Transactions on Computers.

[3]  S. Foo,et al.  Design of a low power binary counter using bistable storage element , 2008, 2008 International Conference on Electronic Design.

[4]  U. Nirmal,et al.  Low power sequential circuits using improved clocked adiabatic logic in 180nm CMOS processes , 2016, 2016 International Conference on Research Advances in Integrated Navigation Systems (RAINS).

[5]  Xunwei Wu,et al.  Low-power design of sequential circuits using a quasi-synchronous derived clock , 2000, Proceedings 2000. Design Automation Conference. (IEEE Cat. No.00CH37106).

[6]  Yin-Tsung Hwang,et al.  Low Voltage and Low Power Divide-By-2/3 Counter Design Using Pass Transistor Logic Circuit Technique , 2012, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[7]  Massoud Pedram,et al.  Clock-gating and its application to low power design of sequential circuits , 2000 .

[8]  Rajesh Mehra,et al.  Power and speed efficient ripple counter design using 45 nm technology , 2016, 2016 IEEE 1st International Conference on Power Electronics, Intelligent Control and Energy Systems (ICPEICES).

[9]  M. L. Keote,et al.  Modified quasi static energy recovery adiabatic logic implementation for low power application , 2016, 2016 2nd International Conference on Advances in Computing, Communication, & Automation (ICACCA) (Fall).

[10]  Chandrakant S. Ragit,et al.  Design of up-down counter as SAR logic for high speed SAR ADC used in health care system , 2016, 2016 Conference on Advances in Signal Processing (CASP).

[11]  Mathias Beike,et al.  Digital Integrated Circuits A Design Perspective , 2016 .

[12]  Priyanka Sheokand,et al.  Low power adiabatic 4-Bit Johnson counter based on power-gating CPAL logic , 2016, 2016 Second International Innovative Applications of Computational Intelligence on Power, Energy and Controls with their Impact on Humanity (CIPECH).

[13]  George Theodoridis,et al.  High speed binary counter based on 1D Cellular Automata , 2016, 2016 5th International Conference on Modern Circuits and Systems Technologies (MOCAST).

[14]  Sani Md. Ismail,et al.  Low power design of Johnson Counter using clock gating , 2012, 2012 15th International Conference on Computer and Information Technology (ICCIT).

[15]  Jianping Hu,et al.  Low-power adiabatic sequential circuits with complementary pass-transistor logic , 2005, 48th Midwest Symposium on Circuits and Systems, 2005..

[16]  Bidyut K. Bhattacharyya,et al.  Reduction of Noise Using Continuously Changing Variable Clock and Clock Gating for IC Chips , 2016, IEEE Transactions on Components, Packaging and Manufacturing Technology.

[17]  Vandana Niranjan,et al.  Low Power and High Performance Ring Counter Using Pulsed Latch Technique , 2016, 2016 International Conference on Micro-Electronics and Telecommunication Engineering (ICMETE).