Sequential 3D: Key integration challenges and opportunities for advanced semiconductor scaling

In this paper, we review the current progress on 3D sequential device stacking, highlighting the main integration challenges and the possible technological solutions. Next, we explore the potential benefits of 3D sequential stacking at transistor level, CMOS level and for hybrid circuits.

[1]  J. Mazurier,et al.  Advances, challenges and opportunities in 3D CMOS sequential integration , 2011, 2011 International Electron Devices Meeting.

[2]  Roger Loo,et al.  Low-temperature pre-epitaxy surface cleaning of Si and SiGe , 2015 .

[3]  B. Parvais,et al.  Junctionless gate-all-around lateral and vertical nanowire FETs with simplified processing for advanced logic and analog/RF applications and scaled SRAM cells , 2016, 2016 IEEE Symposium on VLSI Technology.

[4]  J. Hartmann,et al.  Ns laser annealing for junction activation preserving inter-tier interconnections stability within a 3D sequential integration , 2016, 2016 IEEE SOI-3D-Subthreshold Microelectronics Technology Unified Conference (S3S).

[5]  C-M. V. Lu,et al.  Key process steps for high performance and reliable 3D Sequential Integration , 2017, 2017 Symposium on VLSI Technology.

[6]  B. Parvais,et al.  The impact of sequential-3D integration on semiconductor scaling roadmap , 2017, 2017 IEEE International Electron Devices Meeting (IEDM).

[7]  F. Inoue,et al.  Double-gate Si junction-less n-type transistor for high performance Cu-BEOL compatible applications using 3D sequential integration , 2017, 2017 IEEE SOI-3D-Subthreshold Microelectronics Technology Unified Conference (S3S).

[8]  A. Chasin,et al.  Gate stack thermal stability and PBTI reliability challenges for 3D sequential integration: Demonstration of a suitable gate stack for top and bottom tier nMOS , 2017, 2017 IEEE International Reliability Physics Symposium (IRPS).

[9]  The potential of sequential-3D integration for advanced semiconductor scaling , 2018 .