FPGA implementation of a novel architecture for performance enhancement of Radix-2 FFT
暂无分享,去创建一个
[1] Alvin M. Despain,et al. Pipeline and Parallel-Pipeline FFT Processors for VLSI Implementations , 1984, IEEE Transactions on Computers.
[2] John V. Guttag,et al. Virtual radios , 1999, IEEE J. Sel. Areas Commun..
[3] Joseph Mitola,et al. Cognitive radio: making software radios more personal , 1999, IEEE Wirel. Commun..
[4] Tom Chen,et al. An expandable column fft architecture using circuit switching networks , 1993, J. VLSI Signal Process..
[5] Sin Chong Park,et al. An Enhanced Memory Assignment Scheme for Memory-Based FFT Processor , 2004 .
[6] Vanu G. Bose,et al. The impact of software radio on wireless networking , 1999, MOCO.
[7] Sin-Chong Park,et al. Modified SDF Architecture for Mixed DIF/DIT FFT , 2006, 2006 International Conference on Communication Technology.
[8] Keshab K. Parhi,et al. VLSI digital signal processing systems , 1999 .
[9] PeiZong Lee,et al. Restructured recursive DCT and DST algorithms , 1994, IEEE Trans. Signal Process..
[10] S. Simon Wong,et al. Serial-parallel FFT array processor , 1993, IEEE Trans. Signal Process..
[11] J. Tukey,et al. An algorithm for the machine calculation of complex Fourier series , 1965 .
[12] Keshab K. Parhi,et al. VLSI digital signal processing systems , 1999 .
[13] Shousheng He,et al. Designing pipeline FFT processor for OFDM (de)modulation , 1998, 1998 URSI International Symposium on Signals, Systems, and Electronics. Conference Proceedings (Cat. No.98EX167).
[14] Pierfrancesco Foglia,et al. ACM SIGARCH Computer Architecture News - Special Issue: Medea 2006 Workshop , 2007 .