A re-configurable MASH 2-2 bandpass DQEFM for multi-standard applications

ABSTRACT The design, analysis and implementation of a multi-stage noise shaping (MASH) bandpass modulator that employs a differentially quantized error feedback modulator (DQEFM) structure is described. The re-configurability, reduction of power-hungry active blocks and reduced sensitivity to circuit non-idealities makes this proposed bandpass modulator a suitable candidate for a digital intermediate frequency receiver system. The mathematical analysis and simulation results indicate the resemblance of the proposed modulator with the conventional sigma-delta modulator. The circuit level simulations indicate the better performance of the proposed modulator in terms of hardware complexity and power. The proposed cascaded modulator when implemented using 45nm CMOS process attains a signal-to-noise plus distortion ratio of 81.4 dB for a bandwidth of 200 kHz (GSM) and 61 dB for a bandwidth of 5 MHz (WCDMA). The circuit level simulation of the proposed bandpass architecture indicates a power consumption of 3.7 mW and 6.9 mW for GSM and WCDMA modes with 1V supply.

[1]  Saska Lindfors,et al.  80-MHz bandpass /spl Delta//spl Sigma/ modulators for multimode digital IF receivers , 2003 .

[2]  Manfred Glesner,et al.  Impact of circuit nonidealities on the implementation of switched-capacitor resonators , 2008, APCCAS 2008 - 2008 IEEE Asia Pacific Conference on Circuits and Systems.

[3]  Yung-Yu Lin,et al.  A Quadrature Bandpass Continuous-Time Delta-Sigma Modulator for a Tri-Mode GSM-EDGE/UMTS/DVB-T Receiver , 2011, IEEE Journal of Solid-State Circuits.

[4]  Soo-Won Kim,et al.  Efficient Discrete-Time Bandpass Sigma-Delta Modulator and Digital I/Q Demodulator for Multistandard Wireless Applications , 2008, IEEE Transactions on Consumer Electronics.

[5]  Wiley India.  Cmos: Circuit Design, Layout, And Simulation , 2009 .

[6]  Richard Schreier,et al.  Bandpass sigma-delta analog-to-digital conversion , 1991 .

[7]  Gabor C. Temes,et al.  AMPLIFIER IMPERFECTION EFFECTS IN SWITCHED-CAPACITOR RESONATORS , 2022 .

[8]  Mohammed Ismail,et al.  Low-distortion bandpass Sigma-Delta modulator for wireless radio receivers , 2005 .

[9]  Andrea Baschirotto,et al.  Behavioral modeling of switched-capacitor sigma-delta modulators , 2003 .

[10]  A. Rivetti.  CMOS , 2018 .

[11]  R. Jacob Baker,et al.  CMOS Circuit Design, Layout, and Simulation , 1997 .

[12]  Jimson Mathew,et al.  A Differential Quantizer-Based Error Feedback Modulator for Analog-to-Digital Converters , 2018, IEEE Transactions on Circuits and Systems II: Express Briefs.

[13]  Mohammed Ismail,et al.  Reconfigurable ADCs enable smart radios for 4G wireless connectivity , 2006 .

[14]  G. Temes.  Delta-sigma data converters , 1994 .

[15]  T. K. Shahana,et al.  A novel Sigma–Delta based parallel analogue-to-residue converter , 2009 .

[16]  R. Becker,et al.  A fourth order continuous-time complex sigma-delta ADC for low-IF GSM and EDGE receivers , 2003, 2003 Symposium on VLSI Circuits. Digest of Technical Papers (IEEE Cat. No.03CH37408).

[17]  Matthew Webb,et al.  A low-power and low-complexity continuous-time Gm-C based Delta-Sigma modulator for WCDMA/UMTS , 2009 .

[18]  Ian Galton,et al.  Delta-sigma data conversion in wireless transceivers , 2002 .

[19]  Jimson Mathew,et al.  A triple-mode hexa-standard reconfigurable TI cross-coupled ΣΔ modulator , 2017 .

[20]  Richard Schreier,et al.  Bandpass sigma-delta modulation , 1989 .

[21]  Shu-Chuan Huang,et al.  A tunable SC bandpass delta-sigma modulator with noise-coupled architecture , 2011, 2011 IEEE 54th International Midwest Symposium on Circuits and Systems (MWSCAS).

[22]  Jimson Mathew,et al.  A Differentially Quantized Bandpass Error Feedback Modulator for ADCs in Digital Radio , 2018, Circuits Syst. Signal Process..