The Spatial Character istics of Load Instructions
暂无分享,去创建一个
David J. Lilja | Resit Sendag | Joshua J. Yi | D. Lilja | J. Yi | R. Sendag
[1] Dionisios N. Pnevmatikatos,et al. Cache performance of the SPEC92 benchmark suite , 1993, IEEE Micro.
[2] Chia-Lin Yang,et al. Push vs. pull: data movement for linked data structures , 2000, ICS '00.
[3] M. Merten,et al. A hardware-driven profiling scheme for identifying program hot spots to support runtime optimization , 1999, Proceedings of the 26th International Symposium on Computer Architecture (Cat. No.99CB36367).
[4] Todd C. Mowry,et al. Predicting data cache misses in non-numeric applications through correlation profiling , 1997, Proceedings of 30th Annual International Symposium on Microarchitecture.
[5] David A. Wood,et al. Cache profiling and the SPEC benchmarks: a case study , 1994, Computer.
[6] Lance M. Berc,et al. Continuous profiling: where have all the cycles gone? , 1997, TOCS.
[7] Chi-Keung Luk,et al. Tolerating memory latency through software-controlled pre-execution in simultaneous multithreading processors , 2001, Proceedings 28th Annual International Symposium on Computer Architecture.
[8] Alexander V. Veidenbaum,et al. Stride-directed prefetching for secondary caches , 1997, Proceedings of the 1997 International Conference on Parallel Processing (Cat. No.97TB100162).
[9] Trevor N. Mudge,et al. Instruction prefetching using branch prediction information , 1997, Proceedings International Conference on Computer Design VLSI in Computers and Processors.
[10] Craig Zilles,et al. Execution-based prediction using speculative slices , 2001, ISCA 2001.
[11] Predicating Load Latencies Using Cache Profiling , 1996 .
[12] John Flynn,et al. Adapting the SPEC 2000 benchmark suite for simulation-based computer architecture research , 2001 .
[13] Jignesh M. Patel,et al. Data prefetching by dependence graph precomputation , 2001, Proceedings 28th Annual International Symposium on Computer Architecture.
[14] Mark J. Charney,et al. Prefetching and memory system behavior of the SPEC95 benchmark suite , 1997, IBM J. Res. Dev..
[15] Jignesh M. Patel,et al. Call graph prefetching for database applications , 2003, TOCS.
[16] James R. Goodman,et al. Limited bandwidth to affect processor design , 1997, IEEE Micro.
[17] Mark D. Hill,et al. Cache performance for selected SPEC CPU2000 benchmarks , 2001, CARN.
[18] J. Kelly Flanagan,et al. Using the BACH trace collection mechanism to characterize the SPEC 2000 integer benchmarks , 2001 .
[19] John Paul Shen,et al. Speculative precomputation: long-range prefetching of delinquent loads , 2001, Proceedings 28th Annual International Symposium on Computer Architecture.
[20] Rajeev Balasubramonian,et al. Dynamically allocating processor resources between nearby and distant ILP , 2001, Proceedings 28th Annual International Symposium on Computer Architecture.
[21] Trevor N. Mudge,et al. Wrong-path instruction prefetching , 1996, Proceedings of the 29th Annual IEEE/ACM International Symposium on Microarchitecture. MICRO 29.
[22] Andreas Moshovos,et al. Dependence based prefetching for linked data structures , 1998, ASPLOS VIII.
[23] C. Zilles,et al. Understanding the backward slices of performance degrading instructions , 2000, Proceedings of 27th International Symposium on Computer Architecture (IEEE Cat. No.RS00201).
[24] Dean M. Tullsen,et al. Runtime identification of cache conflict misses: The adaptive miss buffer , 2001, TOCS.