Faithful Glitch Propagation in Binary Circuit Models

Modern digital circuit design relies on fast digital timing simulation tools and, hence, on accurate binary-valued circuit models that faithfully model signal propagation, even throughout a complex design. Unfortunately, it was recently proved [F\"ugger et al., ASYNC'13] that no existing binary-valued circuit model proposed so far, including the two most commonly used pure and inertial delay channels, faithfully captures glitch propagation: For the simple Short-Pulse Filtration (SPF) problem, which is related to a circuit's ability to suppress a single glitch, we showed that the quite broad class of bounded single-history channels either contradict the unsolvability of SPF in bounded time or the solvability of SPF in unbounded time in physical circuits. In this paper, we propose a class of binary circuit models that do not suffer from this deficiency: Like bounded single-history channels, our involution channels involve delays that may depend on the time of the previous output transition. Their characteristic property are delay functions which are based on involutions, i.e., functions that form their own inverse. A concrete example of such a delay function, which is derived from a generalized first-order analog circuit model, reveals that this is not an unrealistic assumption. We prove that, in sharp contrast to what is possible with bounded single-history channels, SPF cannot be solved in bounded time due to the nonexistence of a lower bound on the delay of involution channels, whereas it is easy to provide an unbounded SPF implementation. It hence follows that binary-valued circuit models based on involution channels allow to solve SPF precisely when this is possible in physical circuits. To the best of our knowledge, our model is hence the very first candidate for a model that indeed guarantees faithful glitch propagation.

[1]  Manuel J. Bellido,et al.  Logic-Timing Simulation and the Degradation Delay Model , 2005 .

[2]  Antonio J. Acosta,et al.  Logical modelling of delay degradation effect in static CMOS gates , 2000 .

[3]  Matthias Függer,et al.  Unfaithful Glitch Propagation in Existing Binary Circuit Models , 2016, IEEE Trans. Computers.

[4]  Carver Mead,et al.  Signal Delay in General RC Networks , 1984, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[5]  Leonard R. Marino,et al.  The Effect of Asynchronous Inputs on Sequential Network Reliability , 1977, IEEE Transactions on Computers.

[6]  Leonard R. Marino,et al.  General theory of metastable operation , 1981, IEEE Transactions on Computers.

[7]  Mark Horowitz,et al.  Timing Models for MOS Circuits , 1983 .

[8]  Thomas J. Chaney,et al.  Q-Modules: Internally Clocked Delay-Insensitive Modules , 1988, IEEE Trans. Computers.

[9]  Stephen H. Unger Asynchronous Sequential Switching Circuits with Unrestricted Input Changes , 1971, IEEE Trans. Computers.

[10]  Brian W. Johnson,et al.  Equivalence of the Arbiter, the Synchronizer, the Latch, and the Inertial Delay , 1983, IEEE Transactions on Computers.

[11]  Janusz A. Brzozowski,et al.  On the Delay-Sensitivity of Gate Networks , 1992, IEEE Trans. Computers.

[12]  Lawrence T. Pileggi,et al.  Asymptotic waveform evaluation for timing analysis , 1990, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[13]  L. Nagel,et al.  SPICE (Simulation Program with Integrated Circuit Emphasis) , 1973 .

[14]  Yan-Chyuan Shiau,et al.  Generic linear RC delay modeling for digital CMOS circuits , 1990, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..