On the Use of Bloom Filters for Defect Maps in Nanocomputing

While the exact manufacturing process for nanoscale computing devices is uncertain, it is abundantly clear that future technology nodes will see an increase in defect rates. Therefore, it is of paramount importance to construct new architectures and design methodologies that can tolerate large numbers of defects. Defect maps are a necessity in the future design flows, and research on their practical construction is essential. In this work, we study the use of Bloom filters as a data structure for defect maps. We show that Bloom filters provide the right tradeoff between accuracy and space-efficiency. In particular, they can help simplify the nanosystem design flow by embedding defect information within the nanosystem delivered by the manufacturers. We develop a novel nanoscale memory design that uses this concept. It does not rely on a voting strategy, and utilizes the device redundancy more effectively than existing approaches

[1]  Michael Mitzenmacher,et al.  Building a Better Bloom Filter , 2005 .

[2]  Andrei Broder,et al.  Network Applications of Bloom Filters: A Survey , 2004, Internet Math..

[3]  Mehdi Baradaran Tahoori,et al.  A mapping algorithm for defect-tolerance of reconfigurable nano-architectures , 2005, ICCAD-2005. IEEE/ACM International Conference on Computer-Aided Design, 2005..

[4]  Seth Copen Goldstein,et al.  Defect tolerance at the end of the roadmap , 2003, International Test Conference, 2003. Proceedings. ITC 2003..

[5]  G. Seroussi,et al.  Defect-tolerant interconnect to nanoelectronic circuits: internally redundant demultiplexers based on error-correcting codes , 2005 .

[6]  Gustavo de Veciana,et al.  Scalable defect mapping and configuration of memory-based nanofabrics , 2005, Tenth IEEE International High-Level Design Validation and Test Workshop, 2005..

[7]  Gustavo de Veciana,et al.  Defect tolerant probabilistic design paradigm for nanotechnologies , 2004, Proceedings. 41st Design Automation Conference, 2004..

[8]  Seth Copen Goldstein,et al.  The impact of the nanoscale on computing systems , 2005, ICCAD-2005. IEEE/ACM International Conference on Computer-Aided Design, 2005..

[9]  A. S. Sadek,et al.  Fault-tolerant techniques for nanocomputers , 2002 .

[10]  Sandeep K. Shukla,et al.  Evaluating the reliability of defect-tolerant architectures for nanotechnology with probabilistic model checking , 2004, 17th International Conference on VLSI Design. Proceedings..

[11]  P. Jonker,et al.  A defect-?and fault-tolerant architecture for nanocomputers , 2003 .

[12]  R. Stanley Williams,et al.  CMOS-like logic in defective, nanoscale crossbars , 2004 .

[13]  Burton H. Bloom,et al.  Space/time trade-offs in hash coding with allowable errors , 1970, CACM.

[14]  Robert S. Swarz,et al.  Reliable Computer Systems: Design and Evaluation , 1992 .

[15]  Mehdi Baradaran Tahoori Defects, yield, and design in sublithographic nano-electronics , 2005, 20th IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems (DFT'05).

[16]  André DeHon,et al.  Hybrid CMOS/nanoelectronic digital circuits: devices, architectures, and design automation , 2005, ICCAD-2005. IEEE/ACM International Conference on Computer-Aided Design, 2005..

[17]  J. F. Stoddart,et al.  Nanoscale molecular-switch crossbar circuits , 2003 .

[18]  Tad Hogg,et al.  Defect-tolerant Logic with Nanoscale Crossbar Circuits , 2007, J. Electron. Test..