Design and test rules for CMOS circuits to facilitate IDDQ testing of bridging faults

All possible bridging faults (BFs) between any two circuit nodes are considered, where a circuit node may be the drain, source, or gate terminal of a transistor. Several examples are given to show that under certain circumstances current supply monitoring (CSM) cannot give correct test results. A circuit partitioning model is described, and a minimal set of design and test rules is presented. This set of rules is minimal in the sense that if any one of these rules is removed, then circuits exist for which CSM cannot give correct test results. When all the rules are satisfied it can be formally shown that: (1) all signal irredundant BFs can be detected by single vector tests, and (2) a test vector that detects a single bridging fault f/sub 1/ also detects all multiple BFs that contain f/sub 1/. To enhance the applicability of CSM, test and/or design strategies for dealing with circuits that do not satisfy each rule are proposed. Such circuits include a special exclusive OR gate, BiCMOS circuits, domino logic, synchronous sequential circuits, and circuits implemented by the silicon on insulator (SOI) technology. >

[1]  Mark W. Levi,et al.  CMOS Is Most Testable , 1981, International Test Conference.

[2]  Jerry Soden,et al.  Test Considerations for Gate Oxide Shorts in CMOS ICs , 1986, IEEE Design & Test of Computers.

[3]  Jacob A. Abraham,et al.  Generating Tests for Physical Failures in MOS Logic Circuits , 1983, ITC.

[4]  R. Keith Treece,et al.  CMOS IC stuck-open-fault electrical effects and design considerations , 1989, Proceedings. 'Meeting the Tests of Time'., International Test Conference.

[5]  Melvin A. Breuer,et al.  A universal test sequence for CMOS scan registers , 1990, IEEE Proceedings of the Custom Integrated Circuits Conference.

[6]  Anura P. Jayasumana,et al.  On Accuracy of Switch-Level Modeling of Bridging Faults in Complex Gates , 1987, 24th ACM/IEEE Design Automation Conference.

[7]  John Paul Shen,et al.  A CMOS fault extractor for inductive fault analysis , 1988, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[8]  T. W. Houston,et al.  Considerations for the design of an SRAM with SOI technology , 1987, IEEE Circuits and Devices Magazine.

[9]  Wojciech Maly,et al.  A self-testing ALU using built-in current sensing , 1989, 1989 Proceedings of the IEEE Custom Integrated Circuits Conference.

[10]  John M. Acken.  Testing for Bridging Faults (Shorts) in CMOS Circuits , 1983, 20th Design Automation Conference Proceedings.

[11]  Yashwant K. Malaiya,et al.  A New Fault Model and Testing Technique for CMOS Devices , 1982, International Test Conference.

[12]  S.D. Millman,et al.  Diagnosing CMOS bridging faults with stuck-at fault dictionaries , 1990, Proceedings. International Test Conference 1990.

[13]  K. C. Y. Mei,et al.  Bridging and Stuck-At Faults , 1974, IEEE Transactions on Computers.

[14]  Wojciech Maly,et al.  CMOS bridging fault detection , 1990, Proceedings. International Test Conference 1990.

[15]  J. Paul Roth,et al.  Diagnosis of automata failures: a calculus and a method , 1966 .

[16]  J. M. Soden,et al.  Electrical properties and detection methods for CMOS IC defects , 1989, [1989] Proceedings of the 1st European Test Conference.

[17]  J.R. Davis,et al.  Improved subthreshold characteristics of n-channel SOI transistors , 1986, IEEE Electron Device Letters.

[18]  Melvin A. Breuer,et al.  On the charge sharing problem in CMOS stuck-open fault testing , 1990, Proceedings. International Test Conference 1990.

[19]  John Paul Shen,et al.  Extraction and simulation of realistic CMOS faults using inductive fault analysis , 1988, International Test Conference 1988 Proceeding@m_New Frontiers in Testing.

[20]  Sudhakar M. Reddy,et al.  Transistor Level Test Generation for MOS Circuits , 1985, DAC 1985.