A 18.9-nA standby current comparator with adaptive bias current generator

An ultra-low power comparator circuit using adaptive bias current generator (ABCG) is proposed. The circuit consists of an input differential pair, an ABCG, and a latch circuit. The ABCG generates an adaptive bias current, and the latch circuit determines the output logic and controls the operation of the ABCG for ultra-low power dissipation. The ABCG and the latch operate only when the input voltage levels and the logic of the latch do not correspond with each other. Measurements demonstrated that the circuit can achieve highspeed and low-power dissipation due to such operation. The standby current was 18.9 nA with a 10-nA bias current. The power dissipation was 88.5 nW at a 1-kHz input frequency and 3-V supply voltage.

[1]  Low energy level converter design for sub-Vth logics , 2009, 2009 Asia and South Pacific Design Automation Conference.

[2]  H.J. De Man,et al.  Adaptive biasing CMOS amplifiers , 1982, IEEE Journal of Solid-State Circuits.

[3]  Nobutaka Kuroki,et al.  A CMOS bandgap and sub-bandgap voltage reference circuits for nanowatt power LSIs , 2010, 2010 IEEE Asian Solid-State Circuits Conference.

[4]  A.P. Chandrakasan,et al.  Next generation micro-power systems , 2008, 2008 IEEE Symposium on VLSI Circuits.

[5]  R. Jacob Baker,et al.  CMOS Circuit Design, Layout, and Simulation, Second Edition , 2004 .

[6]  Y. Amemiya,et al.  A 300 nW, 15 ppm/$^{\circ}$C, 20 ppm/V CMOS Voltage Reference Circuit Consisting of Subthreshold MOSFETs , 2009, IEEE Journal of Solid-State Circuits.

[7]  Nobutaka Kuroki,et al.  A nano-ampere current reference circuit and its temperature dependence control by using temperature characteristics of carrier mobilities , 2010, 2010 Proceedings of ESSCIRC.