Experimental characterization of a self-calibrating delay-locked delay-line

The results arising from the experimental characterization of an on-chip all-digital non-linearity calibration technique for digitally controllable delay-locked delay-lines (DLLs) are presented in this work. A 32-tap DLL in which the delay introduced by each delay element can individually be controlled by means of a digital control word has been designed, fabricated using a 0.6 /spl mu/m 3-metal CMOS process and extensively tested. The delay-line is provided with an all-digital calibration circuit that is able to correct the non-linearity of each cell with an iterative algorithm. The non-linearity of each cell is first measured by means of a statistical test and then properly corrected. The experimental results completely match with theory and simulations, showing outstanding maximum non-linearities very close to /spl plusmn/1% after the calibration. "Almost ideal" DLLs are thus obtained.

[1]  P. R. Gray,et al.  A 900 MHz local oscillator using a DLL-based frequency multiplier technique for PCS applications , 2000 .

[2]  Luca Fanucci,et al.  On the differential nonlinearity of time-to-digital converters based on delay-locked-loop delay lines , 2001 .

[3]  Luca Fanucci,et al.  On-line calibration for non-linearity reduction of delay-locked delay-lines , 2001, ICECS 2001. 8th IEEE International Conference on Electronics, Circuits and Systems (Cat. No.01EX483).

[4]  Yvon Savaria,et al.  A direct digital period synthesis circuit , 2002, IEEE J. Solid State Circuits.

[5]  J. Doernberg,et al.  Full-speed testing of A/D converters , 1984 .

[6]  M. Mota,et al.  A high-resolution time interpolator based on a delay locked loop and an RC delay line , 1999, IEEE J. Solid State Circuits.

[7]  G. Chien,et al.  A 900-MHz local oscillator using a DLL-based frequency multiplier technique for PCS applications , 2000, IEEE Journal of Solid-State Circuits.

[8]  Luca Fanucci,et al.  A non-linearity self-calibration technique for delay-locked loop delay-lines , 2002, IMTC/2002. Proceedings of the 19th IEEE Instrumentation and Measurement Technology Conference (IEEE Cat. No.00CH37276).

[9]  Pietro Andreani,et al.  Multihit multichannel time-to-digital converter with /spl plusmn/1% differential nonlinearity and near optimal time resolution , 1998 .

[10]  Timo Rahkonen,et al.  A 30 MHz DDS clock generator with sub-ns time domain interpolator and -50 dBc spurious level , 2001, ISCAS 2001. The 2001 IEEE International Symposium on Circuits and Systems (Cat. No.01CH37196).

[11]  M.J.M. Pelgrom,et al.  Matching properties of MOS transistors , 1989 .