Evaluation of 3DICs and fabrication of monolithic interlayer vias

A compact model for interconnect length in homogeneous 3DICs is presented. The new model accounts for lateral TSV size, which is often much larger than the gate pitch, leading to TSV-induced gate blockage and potentially affecting the wire-length distribution. The impact of TSV diameter on maximum wirelength and wiring power is investigated, and systems with smaller vias are found to have better properties. Accordingly, fabrication results for nanoscale monolithically integrated copper vias are presented to demonstrate the feasibility of developing 3D systems with dense vertical integration which do not suffer from TSV-induced gate blockage.

[1]  M. S. Bakir,et al.  High aspect ratio TSVs in micropin-fin heat sinks for 3D ICs , 2012, 2012 12th IEEE International Conference on Nanotechnology (IEEE-NANO).

[2]  S. J. Bleiker,et al.  Very high aspect ratio through-silicon vias (TSVs) fabricated using automated magnetic assembly of nickel wires , 2012 .

[3]  F. Inoue,et al.  Novel seed layer formation using direct electroless copper deposition on ALD-Ru layer for high aspect ratio TSV , 2012, 2012 IEEE International Interconnect Technology Conference.

[4]  Payman Zarkesh-Ha,et al.  Impact of three-dimensional architectures on interconnects in gigascale integration , 2001, IEEE Trans. Very Large Scale Integr. Syst..

[5]  A. Nahman,et al.  Wire-length distribution of three-dimensional integrated circuits , 1999, Proceedings of the IEEE 1999 International Interconnect Technology Conference (Cat. No.99EX247).

[6]  H. B. Bakoglu,et al.  Circuits, interconnections, and packaging for VLSI , 1990 .

[7]  Sung Kyu Lim,et al.  Ultra high density logic designs using transistor-level monolithic 3D integration , 2012, 2012 IEEE/ACM International Conference on Computer-Aided Design (ICCAD).

[8]  S. Mukhopadhyay,et al.  TSV-aware interconnect length and power prediction for 3D stacked ICs , 2009, 2009 IEEE International Interconnect Technology Conference.

[9]  M. Bakir,et al.  A 'mesh' seed layer for improved through-silicon-via fabrication , 2010 .

[10]  J.A. Davis,et al.  A three-dimensional stochastic wire-length distribution for variable separation of strata , 2000, Proceedings of the IEEE 2000 International Interconnect Technology Conference (Cat. No.00EX407).

[11]  Deepak C. Sekar,et al.  Monolithic 3D-ICs with single crystal silicon layers , 2012, 2011 IEEE International 3D Systems Integration Conference (3DIC), 2011 IEEE International.

[12]  S. Wong,et al.  Monolithic 3D Integrated Circuits , 2007, 2007 International Symposium on VLSI Technology, Systems and Applications (VLSI-TSA).