Probabilistic Method for Reliability Estimation of SP- Networks considering Single Event Transient Faults

The progressive downscaling of feature sizes increases the susceptibility to Single Event Effects in integrated circuits, mainly due to the voltage scaling. As a manner to mitigate this problem, redundancy techniques are constantly applied. To perform an accurate analysis for circuit reliability, in order to choose the best design alternative and minimize the impact of these redundancy techniques in the circuit, the PTM method is one of the most precise alternative. In this paper, it is proposed an Add-on for the PTM technique to increase its accuracy, providing an analysis of Single Event Transient faults in transistor-level. The results shown that it is important to add a new level of information to the PTM technique in order to make possible the analysis of different circuit configurations that performs the same logic function to choose the best option in the design.

[1]  Necip Doganaksoy,et al.  Quality and Reliability of Technical Systems: Theory, Practice, Management , 1999, Technometrics.

[2]  Michael S. Hsiao,et al.  Bilateral Testing of Nano-scale Fault-Tolerant Circuits , 2006, 2006 21st IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems.

[3]  A. Beg,et al.  On teaching circuit reliability , 2008, 2008 38th Annual Frontiers in Education Conference.

[4]  J.-F. Naviner,et al.  Efficient computation of logic circuits reliability based on Probabilistic Transfer Matrix , 2008, 2008 3rd International Conference on Design and Technology of Integrated Systems in Nanoscale Era.

[5]  Arnaud Virazel,et al.  Using TMR Architectures for Yield Improvement , 2008, 2008 IEEE International Symposium on Defect and Fault Tolerance of VLSI Systems.

[6]  Michael S. Hsiao,et al.  Bilateral Testing of Nano-scale Fault-tolerant Circuits , 2006, DFT.

[7]  Vivek De,et al.  Design and reliability challenges in nanometer technologies , 2004, Proceedings. 41st Design Automation Conference, 2004..

[8]  V. S. Asirvadam,et al.  Correctness of BDEC compared to PGM in assessing reliability of nano-based circuits , 2013, 2013 IEEE International Conference of Electron Devices and Solid-state Circuits.

[9]  R.C. Baumann,et al.  Radiation-induced soft errors in advanced semiconductor technologies , 2005, IEEE Transactions on Device and Materials Reliability.

[10]  András Prékopa,et al.  Bounding the probability of the union of events by aggregation and disaggregation in linear programs , 2005, Discret. Appl. Math..

[11]  Denis Teixeira Franco,et al.  Reliability analysis of logic circuits based on signal probability , 2008, 2008 15th IEEE International Conference on Electronics, Circuits and Systems.

[12]  Mohsen Saneei,et al.  Reliability analysis of logic circuits using binary probabilistic transfer matrix , 2013, 2013 21st Iranian Conference on Electrical Engineering (ICEE).

[13]  Hao Chen,et al.  Reliability evaluation of logic circuits using probabilistic gate models , 2011, Microelectron. Reliab..

[14]  John P. Hayes,et al.  Accurate reliability evaluation and enhancement via probabilistic transfer matrices , 2005, Design, Automation and Test in Europe.

[15]  Christos A. Papachristou,et al.  Node sensitivity analysis for soft errors in CMOS logic , 2005, IEEE International Conference on Test, 2005..

[16]  J. Hayes,et al.  Evaluating Circuit Reliability Under Probabilistic Gate-Level Fault Models , 2003 .