An on-Communication Multiple-TSV Defects Detection and Localization for Real-Time 3D-ICs

This paper presents "On Communication Through-Silicon-Via Test" (OCTT), an ECC-based method to localize faults without halting the operation of TSV-based 3D-IC systems. OCTT consists of two major parts named Statistical Detector and Isolation and Check. While Statistical Detector could detect open and short defects in TSVs that work without interrupting data transactions, the Isolation and Check algorithm enhances the ability to localize fault position. The Monte-Carlo simulations of Statistical Detector show ×2 increment in the number of detected faults when compared to conventional ECC-based techniques. While Isolation and Check helps localize the number of defects up to ×4 and ×5 higher. In addition, the worst case execution time is below 65,000 cycles with no performance degradation for testing which could be easily integrated into real-time applications.

[1]  Luca Benini,et al.  Design Issues and Considerations for Low-Cost 3-D TSV IC Technology , 2010, IEEE Journal of Solid-State Circuits.

[2]  Rajeev Kumar,et al.  Crosstalk avoidance codes for 3D VLSI , 2013, 2013 Design, Automation & Test in Europe Conference & Exhibition (DATE).

[3]  Richard W. Hamming,et al.  Error detecting and error correcting codes , 1950 .

[4]  Axel Jantsch,et al.  Efficient Design-for-Test Approach for Networks-on-Chip , 2019, IEEE Transactions on Computers.

[5]  Khanh N. Dang,et al.  Parity-Based ECC and Mechanism for Detecting and Correcting Soft Errors in On-Chip Communication , 2018, 2018 IEEE 12th International Symposium on Embedded Multicore/Many-core Systems-on-Chip (MCSoC).

[6]  Junho Lee,et al.  High-Frequency Scalable Electrical Model and Analysis of a Through Silicon Via (TSV) , 2011, IEEE Transactions on Components, Packaging and Manufacturing Technology.

[7]  K.A. Bowman,et al.  Energy-Efficient and Metastability-Immune Resilient Circuits for Dynamic Variation Tolerance , 2009, IEEE Journal of Solid-State Circuits.

[8]  M. Y. Hsiao,et al.  A class of optimal minimum odd-weight-column SEC-DED codes , 1970 .

[9]  Akram Ben Ahmed,et al.  TSV-IaS: Analytic Analysis and Low-Cost Non-Preemptive on-Line Detection and Correction Method for TSV Defects , 2019, 2019 IEEE Computer Society Annual Symposium on VLSI (ISVLSI).

[10]  Salvatore Pontarelli,et al.  MCU Tolerance in SRAMs Through Low-Redundancy Triple Adjacent Error Correction , 2015, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[11]  Nur A. Touba,et al.  Multiple Bit Upset Tolerant Memory Using a Selective Cycle Avoidance Based SEC-DED-DAEC Code , 2007, 25th IEEE VLSI Test Symposium (VTS'07).

[12]  Ramesh Pyndiah,et al.  Near-optimum decoding of product codes: block turbo codes , 1998, IEEE Trans. Commun..

[13]  Ding-Ming Kwai,et al.  On-Chip TSV Testing for 3D IC before Bonding Using Sense Amplification , 2009, 2009 Asian Test Symposium.

[14]  Akram Ben Ahmed,et al.  Adaptive fault-tolerant architecture and routing algorithm for reliable many-core 3D-NoC systems , 2016, J. Parallel Distributed Comput..

[15]  Paul D. Franzon,et al.  Through Silicon Via(TSV) defect/pinhole self test circuit for 3D-IC , 2009, 2009 IEEE International Conference on 3D System Integration.

[16]  TingTing Hwang,et al.  TSV Redundancy: Architecture and Design Issues in 3-D IC , 2012, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[17]  Stéphane Moreau,et al.  Reliability of TSV interconnects: Electromigration, thermal cycling, and impact on above metal level dielectric , 2013, Microelectron. Reliab..

[18]  Abderazek Ben Abdallah,et al.  Scalable Design Methodology and Online Algorithm for TSV-Cluster Defects Recovery in Highly Reliable 3D-NoC Systems , 2017, IEEE Transactions on Emerging Topics in Computing.

[19]  Krishnendu Chakrabarty,et al.  Pre-bond probing of TSVs in 3D stacked ICs , 2011, 2011 IEEE International Test Conference.

[20]  Bashir M. Al-Hashimi,et al.  Online Fault Tolerance Technique for TSV-Based 3-D-IC , 2015, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[21]  Fangming Ye,et al.  TSV open defects in 3D integrated circuits: Characterization, test, and optimal spare allocation , 2012, DAC Design Automation Conference 2012.

[22]  Young-Hyun Jun,et al.  8 Gb 3-D DDR3 DRAM Using Through-Silicon-Via Technology , 2009, IEEE Journal of Solid-State Circuits.

[23]  Bo Fu,et al.  On Hamming Product Codes With Type-II Hybrid ARQ for On-Chip Interconnects , 2009, IEEE Transactions on Circuits and Systems I: Regular Papers.

[24]  Nader Bagherzadeh,et al.  Analytical Fault Tolerance Assessment and Metrics for TSV-Based 3D Network-on-Chip , 2015, IEEE Transactions on Computers.

[25]  Sung Kyu Lim,et al.  Design method and test structure to characterize and repair TSV defect induced signal degradation in 3D system , 2010, 2010 IEEE/ACM International Conference on Computer-Aided Design (ICCAD).

[26]  Qiang Xu,et al.  On Effective Through-Silicon Via Repair for 3-D-Stacked ICs , 2013, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[27]  Fan Zhang,et al.  Comparing Through-Silicon-Via (TSV) Void/Pinhole Defect Self-Test Methods , 2012, J. Electron. Test..

[28]  Akram Ben Ahmed,et al.  Architecture and design of high-throughput, low-latency, and fault-tolerant routing algorithm for 3D-network-on-chip (3D-NoC) , 2013, The Journal of Supercomputing.