CMOS technology for MS/RF SoC

Accelerated scaling of CMOS technology has contributed to remove otherwise fundamental barriers preempting its widespread application to mixed-signal/radio-frequency (MS/RF) segments. Improvements in device speed, matching, and minimum noise figure are all consistent with fundamental scaling trends. Other figures-of-merit such as linearity and 1/f noise do not scale favorably but are not considered to be roadblocks when viewed from a circuit design perspective. Furthermore, interconnect architectural scaling trends in logic technology have facilitated improvements in passive-component performance metrics. These improvements compounded with innovations in circuit design have made CMOS technology the primary choice for cost driven MS/RF applications. This paper reviews active and passive elements of CMOS MS/RF system-on-chip (SoC) technology from a scaling perspective. The paper also discusses the implications that physical phenomena such as mechanical stress and gate leakage as well as gate patterning have on technology definition and characterization.

[1]  D.B.M. Klaassen,et al.  Gate current: Modeling, /spl Delta/L extraction and impact on RF performance , 2001, International Electron Devices Meeting. Technical Digest (Cat. No.01CH37224).

[2]  Improvement of 1/f noise by using VHP (vertical high pressure) oxynitride gate insulator for deep-sub micron RF and analog CMOS , 1999, 1999 Symposium on VLSI Technology. Digest of Technical Papers (IEEE Cat. No.99CH36325).

[3]  H. Shichijo,et al.  Transistor design issues in integrating analog functions with high performance digital CMOS , 1999, 1999 Symposium on VLSI Technology. Digest of Technical Papers (IEEE Cat. No.99CH36325).

[4]  Han-Su Kim,et al.  A porous Si based novel isolation technology for mixed-signal integrated circuits , 2002, 2002 Symposium on VLSI Technology. Digest of Technical Papers (Cat. No.01CH37303).

[5]  Mi-Chang Chang,et al.  Application-dependent scaling tradeoffs and optimization in the SoC era , 2002, Proceedings of the IEEE 2002 Custom Integrated Circuits Conference (Cat. No.02CH37285).

[6]  Tso-Ping Ma,et al.  Random telegraph signals arising from fast interface states in metal‐SiO2‐Si transistors , 1992 .

[7]  K. Rim,et al.  Transconductance enhancement in deep submicron strained Si n-MOSFETs , 1998, International Electron Devices Meeting 1998. Technical Digest (Cat. No.98CH36217).

[8]  A.H. Montree,et al.  Effects of gate depletion and boron penetration on matching of deep submicron CMOS transistors , 1997, International Electron Devices Meeting. IEDM Technical Digest.

[9]  T. Ohguro,et al.  Improvement of high resistivity substrate for future mixed analog-digital applications , 2002, 2002 Symposium on VLSI Technology. Digest of Technical Papers (Cat. No.01CH37303).

[10]  Takashi Morie,et al.  Physical design guides for substrate noise reduction in CMOS digital circuits , 2001 .

[11]  Marcel J. M. Pelgrom,et al.  Transistor matching in analog CMOS applications , 1998, International Electron Devices Meeting 1998. Technical Digest (Cat. No.98CH36217).

[12]  P. Wambacq,et al.  Analysis and experimental verification of digital substrate noise generation for epi-type substrates , 2000, IEEE Journal of Solid-State Circuits.

[13]  R. van Langevelde,et al.  RF-CMOS performance trends , 2001 .

[14]  D.B.M. Klaassen,et al.  RF-distortion in deep-submicron CMOS technologies , 2000, International Electron Devices Meeting 2000. Technical Digest. IEDM (Cat. No.00CH37138).

[15]  H. Samavati,et al.  Fractal capacitors , 1998, 1998 IEEE International Solid-State Circuits Conference. Digest of Technical Papers, ISSCC. First Edition (Cat. No.98CH36156).

[16]  A. Toriumi,et al.  Experimental study of threshold voltage fluctuation due to statistical variation of channel dopant number in MOSFET's , 1994 .

[17]  P. Stolk,et al.  The effect of statistical dopant fluctuations on MOS device performance , 1996, International Electron Devices Meeting. Technical Digest.

[18]  T. Masuda,et al.  40 Gb/s analog IC chipset for optical receivers-AGC amplifier, full-wave rectifier and decision circuit implemented using self-aligned SiGe HBTs , 2001, 2001 IEEE MTT-S International Microwave Sympsoium Digest (Cat. No.01CH37157).

[19]  T. Ohguro,et al.  Future perspective and scaling down roadmap for RF CMOS , 1999, 1999 Symposium on VLSI Circuits. Digest of Papers (IEEE Cat. No.99CH36326).

[20]  J. Briaire,et al.  Principles of substrate crosstalk generation in CMOS circuits , 2000, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[21]  D.D. Buss.  Technology in the Internet age , 2002, 2002 IEEE International Solid-State Circuits Conference. Digest of Technical Papers (Cat. No.02CH37315).

[22]  J.J. Welser,et al.  Hole mobility improvement in silicon-on-insulator and bulk silicon transistors using local strain , 1997, International Electron Devices Meeting. IEDM Technical Digest.

[23]  Taylor R. Efland,et al.  DSP & analog SOC integration in the Internet era , 2000, 2000 IEEE Emerging Technologies Symposium on Broadband, Wireless Internet Access. Digest of Papers (Cat. No.00EX414).

[24]  T.H. Lee,et al.  CMOS RF integrated circuits at 5 GHz and beyond , 2000, Proceedings of the IEEE.

[25]  A. Matsuzawa,et al.  RF-SoC-expectations and required conditions , 2002 .

[26]  M. Ieong,et al.  Modeling line edge roughness effects in sub 100 nanometer gate length devices , 2000, 2000 International Conference on Simulation Semiconductor Processes and Devices (Cat. No.00TH8502).

[27]  C. Hu,et al.  A unified model for the flicker noise in metal-oxide-semiconductor field-effect transistors , 1990 .

[28]  D.B.M. Klaassen,et al.  A record high 150 GHz f/sub max/ realized at 0.18 /spl mu/m gate length in an industrial RF-CMOS technology , 2001, International Electron Devices Meeting. Technical Digest (Cat. No.01CH37224).

[29]  J.J. Kucera.  Wideband BiCMOS VCO for GSM/UMTS direct conversion receivers , 2001, 2001 IEEE International Solid-State Circuits Conference. Digest of Technical Papers. ISSCC (Cat. No.01CH37177).

[30]  Heng-Ming Hsu,et al.  A 0.18 /spl mu/m foundry RF CMOS technology with 70 GHz F/sub t/ for single chip system solutions , 2001, 2001 IEEE MTT-S International Microwave Sympsoium Digest (Cat. No.01CH37157).

[31]  R. van Langevelde,et al.  Accurate drain conductance modeling for distortion analysis in MOSFETs , 1997, International Electron Devices Meeting. IEDM Technical Digest.

[32]  J. Tschanz,et al.  Effectiveness of adaptive supply voltage and body bias for reducing impact of parameter variations in low power and high performance microprocessors , 2002, 2002 Symposium on VLSI Circuits. Digest of Technical Papers (Cat. No.02CH37302).

[33]  C. C. Wang,et al.  A 0.15 /spl mu/m CMOS foundry technology with 0.1 /spl mu/m devices for high performance applications , 2000, 2000 Symposium on VLSI Technology. Digest of Technical Papers (Cat. No.00CH37104).

[34]  Tahir Ghani,et al.  Scaling challenges and device design requirements for high performance sub-50 nm gate length planar CMOS transistors , 2000, 2000 Symposium on VLSI Technology. Digest of Technical Papers (Cat. No.00CH37104).

[35]  J.C.H. Lin,et al.  State-of-the-art RF/analog foundry technology , 2002, Proceedings of the Bipolar/BiCMOS Circuits and Technology Meeting.

[36]  C.H. Diaz,et al.  An experimentally validated analytical model for gate line-edge roughness (LER) effects on technology scaling , 2001, IEEE Electron Device Letters.

[37]  F. Nouri,et al.  NMOS drive current reduction caused by transistor layout and trench isolation induced stress , 1999, International Electron Devices Meeting 1999. Technical Digest (Cat. No.99CH36318).