论文信息 - Low-Power Capacitor-Splitting DAC with Mixed Switching Schemes for SAR ADCs - 字舞流文

Low-Power Capacitor-Splitting DAC with Mixed Switching Schemes for SAR ADCs

A low-power capacitor-splitting digital-to-analogue converter (DAC) for successive approximation register (SAR) analogue-to-digital converters (ADCs) is proposed. During the first three bit cycles,...

Hao Wang | Lungui Zhong | Guocheng Zhang

[1] Soon-Jyh Chang,et al. A 10-bit 50-MS/s SAR ADC With a Monotonic Capacitor Switching Procedure , 2010, IEEE Journal of Solid-State Circuits.

[2] Yuepeng Yan,et al. Energy-efficient hybrid split capacitor switching scheme for SAR ADCs , 2016, IEICE Electron. Express.

[3] Jian Su,et al. Energy-efficient capacitor-splitting DAC scheme with high accuracy for SAR ADCs , 2015 .

[4] Zhangming Zhu,et al. Energy-efficient and area-efficient tri-level floating capacitor switching scheme for SAR ADC , 2015 .

[5] Sahar Sarafi,et al. High-linear, energy-efficient and area-efficient switching algorithm for high-speed SAR ADCs , 2014, Microelectron. J..

[6] Ata Khorami,et al. Low-power bottom-plate sampling capacitor-splitting DAC for SAR ADCs , 2016 .

[7] Nan Sun,et al. SAR ADC architecture with 98% reduction in switching energy over conventional scheme , 2013 .

[8] G. Wen,et al. Energy-efficient hybrid capacitor switching scheme for SAR ADC , 2014 .

[9] Hao Wang,et al. Tri-level capacitor-splitting switching scheme with high energy-efficiency for SAR ADCs , 2016, IEICE Electron. Express.

[10] W. P. Zhang,et al. Low-energy and area-efficient switching scheme for SAR A/D converter , 2014 .