A 2.4 GHz low power wireless transceiver analog front-end for endoscopy capsule system

This work presents the design and implementation of a 2.4 GHz low power wireless transceiver analog front-end for the endoscopy capsule system in 0.25 μm CMOS. The prototype integrates a low-IF receiver analog front-end (low noise amplifier, double-balanced down-converter, band-pass-filtered AGC loop, and ASK demodulator) and a direct-conversion transmitter analog front-end (20 MHz IF PLL with well-defined amplitude control circuit, ASK modulator, up-converter, and output buffer) on a single chip together with one integrated RF oscillator and two LO buffers. Trade-off has been made over the design boundaries of the different building blocks to optimize the overall system performance. All building blocks feature the circuit topologies that enable comfortable operation at low power consumption. As a result, the IC works at a 2.5 V power supply, while only consuming 15 mW in receiver (RX) mode and 14 mW in transmitter (TX) mode. To build a complete transceiver for the endoscopy capsule system, only an antenna, a duplexer, and a digital controller are needed besides the presented analog front-end chip.

[1]  Michiel Steyaert,et al.  Design techniques and implementation of an 8-bit 200-MS/s interpolating/averaging CMOS A/D converter , 2003 .

[2]  Ramesh Harjani,et al.  An IF stage design for an ASK-based wireless telemetry system , 2000, 2000 IEEE International Symposium on Circuits and Systems. Emerging Technologies for the 21st Century. Proceedings (IEEE Cat No.00CH36353).

[3]  M. W. Kruiskamp,et al.  A CMOS peak detect sample and hold circuit , 1994 .

[4]  Baoyong Chi,et al.  1GHz monolithic high spectrum purity fractional-N frequency synthesizer with a 3-b third-order delta-sigma modulator , 2004, Proceedings. 7th International Conference on Solid-State and Integrated Circuits Technology, 2004..

[5]  G. Palmisano,et al.  A replica biasing for constant-gain CMOS open-loop amplifiers , 1998, ISCAS '98. Proceedings of the 1998 IEEE International Symposium on Circuits and Systems (Cat. No.98CH36187).

[6]  Chi Bao-yong.  1GHz Monolithic Fractional-N Frequency Synthesizer with a 3-b Third-Order Delta-Sigma Modulator , 2005 .

[7]  G. Iddan,et al.  Wireless capsule endoscopy , 2003, Gut.

[8]  Byung-Seop Song,et al.  Design of bi-directional and multi-channel miniaturized telemetry module for wireless endoscopy , 2002, 2nd Annual International IEEE-EMBS Special Topic Conference on Microtechnologies in Medicine and Biology. Proceedings (Cat. No.02EX578).

[9]  Wang Zhi-hua.  CMOS Implementation of RF PLL Frequency Synthesizer , 2004 .

[10]  Barrie Gilbert,et al.  A precise four-quadrant multiplier with subnanosecond response , 1968, IEEE Solid-State Circuits Newsletter.

[11]  Robert G. Meyer,et al.  Analysis and Design of Analog Integrated Circuits , 1993 .

[12]  Chorng-Kuang Wang,et al.  A 3.3-V CMOS wideband exponential control variable-gain-amplifier , 1998, ISCAS '98. Proceedings of the 1998 IEEE International Symposium on Circuits and Systems (Cat. No.98CH36187).