Statistical Performance Analysis and Estimation of Coarse Grain Parallel Multimedia Processing System

When parallelizing complex multimedia processing on multiple processors, the stochastic timing behavior should be carefully studied. Although there are already many papers on the performance analysis of stochastic parallel system, they are not targeted on multimedia processing. In this paper, first we study H.264/AVC encoder (running on x86) and QSDPCM encoder (running on TI TMS32C62 instruction simulator) to characterize important aspects of the stochastic timing behavior in complicated multimedia processing applications. It is shown that the variation and correlation are indeed very significant. In order to make systematic analysis feasible, we apply Stochastic Timed Marked Graph (STMG) as a formal model to capture essential timing related behaviors of parallel multimedia processing systems. Then, we show how the local timing variations and correlations interact and propagate to the global timing behavior; from this we conclude general parallelization guidelines. Furthermore, we develop an analytical performance estimation technique to derive the probability distribution of timing behavior for parallel multimedia processing systems that have correlated stochastic timing behaviors inside. The estimation technique is based on principal component analysis and approximations.

[1]  Dennis W. Leinbaugh Guaranteed Response Times in a Hard-Real-Time Environment , 1980, IEEE Transactions on Software Engineering.

[2]  Michael K. Molloy Performance Analysis Using Stochastic Petri Nets , 1982, IEEE Transactions on Computers.

[3]  Sergio Rajsbaum Upper and Lower Bounds for Stochastic Marked Graphs , 1994, Inf. Process. Lett..

[4]  Matteo Sereno Approximate Mean Value Analysis for Stochastic Marked Graphs , 1996, IEEE Trans. Software Eng..

[5]  Yu Hen Hu,et al.  Statistical static timing analysis with conditional linear MAX/MIN approximation and extended canonical timing model , 2006, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[6]  Francky Catthoor,et al.  9 Transfer and Storage Architecture Issues and Exploration in Multimedia Processors , 2002 .

[7]  Jean-Marie Proth,et al.  Cycle time of stochastic event graphs: evaluation and marking optimization , 1994, IEEE Trans. Autom. Control..

[8]  Peter Buchholz,et al.  Numerical analysis of stochastic marked graph nets , 1995, Proceedings 6th International Workshop on Petri Nets and Performance Models.

[9]  Andrew M. Ross Useful Bounds on the Expected Maximum of Correlated Normal Variables , 2003 .

[10]  Alan Jay Smith,et al.  PACE: a new approach to dynamic voltage scaling , 2004, IEEE Transactions on Computers.

[11]  Dennis W. Leinbaugh,et al.  Guaranteed response times in a distributed hard-real-time environment , 1986, IEEE Transactions on Software Engineering.

[12]  Keqin Li Stochastic Bounds for Parallel Program Execution Times with Processor Constraints , 1997, IEEE Trans. Computers.

[13]  Sharad Malik,et al.  Retargetable static timing analysis for embedded software , 2001, International Symposium on System Synthesis (IEEE Cat. No.01EX526).

[14]  Richard A. Davis,et al.  Time Series: Theory and Methods , 2013 .

[15]  Christoph Lindemann,et al.  Performance Modelling with Deterministic and Stochastic Petri Nets , 1998, PERV.

[16]  Marco Ajmone Marsan,et al.  A class of generalized stochastic Petri nets for the performance evaluation of multiprocessor systems , 1984, TOCS.

[17]  Edwin Hsing-Mean Sha,et al.  Estimating probabilistic timing performance for real-time embedded systems , 2001, IEEE Trans. Very Large Scale Integr. Syst..

[18]  Eugene Miya,et al.  On "Software engineering" , 1985, SOEN.

[19]  Manuel Silva Suárez,et al.  Approximate Throughput Computation of Stochastic Marked Graphs , 1994, IEEE Trans. Software Eng..