Technology scaling issues of an iddq built-in current sensor

Analysis and comparison of 1.5 mum and 350 nm CMOS test chip results of a built-in current sensor design reveal several critical design issues. This paper includes a discussion of these issues. The success of the sensor design hinges on how these issues are addressed in order to achieve successful operation during technology scaling

[1]  D. M. H. Walker,et al.  I/sub DDQ/ test using built-in current sensing of supply line voltage drop , 2005, IEEE International Conference on Test, 2005..

[2]  Bin Xue,et al.  Built-in current sensor for IDDQ test , 2004, Proceedings. 2004 IEEE International Workshop on Current and Defect Based Testing (IEEE Cat. No.04EX1004).

[3]  Kwyro Lee,et al.  Charge recycling differential logic (CRDL) for low power application , 1996 .

[4]  D. M. H. Walker,et al.  A practical built-in current sensor for I/sub DDQ/ testing , 2001, Proceedings International Test Conference 2001 (Cat. No.01CH37260).