Chopper Stabilization of Analog Multipliers, Variable Gain Amplifiers, and Mixers

We describe a general offset-canceling architecture for analog multiplication using chopper stabilization. Chopping is used to modulate the offset away from the output signal where it can be easily filtered out, providing continuous offset reduction which is insensitive to drift. Both square wave chopping and chopping with orthogonal spreading codes are tested and shown to reduce the offset down to the microvolt level. In addition, we apply the nested chopping technique to an analog multiplier which employs two levels of chopping to reduce the offset even further. We discuss the limits on the performance of the various chopping methods in detail, and present a detailed analysis of the residual offset due to charge injection spikes. An illustrative CMOS prototype in a 0.18 mum process is presented which achieves a worst-case offset of 1.5 muV. This is the lowest measured offset reported in the DC analog multiplier literature by a margin of two orders of magnitude. The prototype multiplier is also tested with AC inputs as a squarer, variable gain amplifier, and direct-conversion mixer, demonstrating that chopper stabilization is effective for both DC and AC multiplication. The AC measurements show that chopping removes not only offset, but also 1/f noise and second-order harmonic distortion.

[1]  A. Bakker,et al.  A CMOS nested-chopper instrumentation amplifier with 100-nV offset , 2000, IEEE Journal of Solid-State Circuits.

[2]  B. Bastani,et al.  A high IIP2 downconversion mixer using dynamic matching , 2000, IEEE Journal of Solid-State Circuits.

[3]  Rahul Sarpeshkar,et al.  An offset-canceling low-noise lock-in architecture for capacitive sensing , 2003, IEEE J. Solid State Circuits.

[4]  L. B. Milstein,et al.  Theory of Spread-Spectrum Communications - A Tutorial , 1982, IEEE Transactions on Communications.

[5]  A. Hadiashar,et al.  A Chopper Stabilized CMOS Analog Multiplier with Ultra Low DC Offsets , 2006, 2006 Proceedings of the 32nd European Solid-State Circuits Conference.

[6]  Edgar Sanchez-Sinencio,et al.  CMOS transconductance multipliers: a tutorial , 1998 .

[7]  M. Kouwenhoven,et al.  A 2GHz mean-square power detector with integrated offset chopper , 2005, ISSCC. 2005 IEEE International Digest of Technical Papers. Solid-State Circuits Conference, 2005..

[8]  Gabor C. Temes,et al.  Circuit techniques for reducing the effects of op-amp imperfections: autozeroing, correlated double sampling, and chopper stabilization , 1996, Proc. IEEE.

[9]  Soo-Young Lee,et al.  Effects of analog multiplier offsets on on-chip learning , 1997, Proceedings of International Conference on Neural Networks (ICNN'97).

[10]  Xiaofeng Wang,et al.  A robust offset cancellation scheme for analog multipliers [utilises digital integrator] , 2004, Proceedings of the 2004 11th IEEE International Conference on Electronics, Circuits and Systems, 2004. ICECS 2004..

[11]  Paul Hasler,et al.  Offset removal from floating gate differential amplifiers and mixers , 2002, The 2002 45th Midwest Symposium on Circuits and Systems, 2002. MWSCAS-2002..

[12]  A.-T. Avestruz,et al.  A 2 $\mu\hbox{W}$ 100 nV/rtHz Chopper-Stabilized Instrumentation Amplifier for Chronic Measurement of Neural Field Potentials , 2007, IEEE Journal of Solid-State Circuits.

[13]  T.H. Lee,et al.  Automatic phase alignment for a fully integrated CMOS Cartesian feedback power amplifier system , 2003, 2003 IEEE International Solid-State Circuits Conference, 2003. Digest of Technical Papers. ISSCC..